Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1246985 > unrolled thread
| Started by | Chen-Yu Tsai <wens@csie.org> |
|---|---|
| First post | 2015-10-14 18:40 +0200 |
| Last post | 2015-10-16 08:50 +0200 |
| Articles | 2 — 2 participants |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
[PATCH 5/6] ARM: dts: sun8i: Add NMI interrupt controller node Chen-Yu Tsai <wens@csie.org> - 2015-10-14 18:40 +0200
Re: [PATCH 5/6] ARM: dts: sun8i: Add NMI interrupt controller node Maxime Ripard <maxime.ripard@free-electrons.com> - 2015-10-16 08:50 +0200
| From | Chen-Yu Tsai <wens@csie.org> |
|---|---|
| Date | 2015-10-14 18:40 +0200 |
| Subject | [PATCH 5/6] ARM: dts: sun8i: Add NMI interrupt controller node |
| Message-ID | <qjxfR-493-25@gated-at.bofh.it> |
The NMI interrupt controller is in charge of the NMI pin exposed by
the SoC to the PMIC. The PMIC signals interrupts through this.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
---
arch/arm/boot/dts/sun8i-a23-a33.dtsi | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/arch/arm/boot/dts/sun8i-a23-a33.dtsi b/arch/arm/boot/dts/sun8i-a23-a33.dtsi
index 828aaf52c342..a1e3acd325f4 100644
--- a/arch/arm/boot/dts/sun8i-a23-a33.dtsi
+++ b/arch/arm/boot/dts/sun8i-a23-a33.dtsi
@@ -579,6 +579,14 @@
<GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
};
+ nmi_intc: interrupt-controller@01f00c0c {
+ compatible = "allwinner,sun6i-a31-sc-nmi";
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ reg = <0x01f00c0c 0x38>;
+ interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
prcm@01f01400 {
compatible = "allwinner,sun8i-a23-prcm";
reg = <0x01f01400 0x200>;
--
2.6.1
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
[toc] | [next] | [standalone]
| From | Maxime Ripard <maxime.ripard@free-electrons.com> |
|---|---|
| Date | 2015-10-16 08:50 +0200 |
| Message-ID | <qk6ZX-6Ah-3@gated-at.bofh.it> |
| In reply to | #1246985 |
[Multipart message — attachments visible in raw view] — view raw
On Thu, Oct 15, 2015 at 12:32:21AM +0800, Chen-Yu Tsai wrote: > The NMI interrupt controller is in charge of the NMI pin exposed by > the SoC to the PMIC. The PMIC signals interrupts through this. > > Signed-off-by: Chen-Yu Tsai <wens@csie.org> Applied, thanks! Maxime -- Maxime Ripard, Free Electrons Embedded Linux, Kernel and Android engineering http://free-electrons.com
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web