Groups > linux.kernel > #1243800 > unrolled thread

Re: [RESEND] mfd: rtsx: add support for rts522A

Started by	敬锐 <micky_ching@realsil.com.cn>
First post	2015-10-10 05:10 +0200
Last post	2015-10-13 10:30 +0200
Articles	2 — 2 participants

Back to article view | Back to linux.kernel

This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by below is the oldest one visible, not the original post.

  Re: [RESEND] mfd: rtsx: add support for rts522A 敬锐 <micky_ching@realsil.com.cn> - 2015-10-10 05:10 +0200
    Re: [RESEND] mfd: rtsx: add support for rts522A Lee Jones <lee.jones@linaro.org> - 2015-10-13 10:30 +0200

#1243800 — Re: [RESEND] mfd: rtsx: add support for rts522A

From	敬锐 <micky_ching@realsil.com.cn>
Date	2015-10-10 05:10 +0200
Subject	Re: [RESEND] mfd: rtsx: add support for rts522A
Message-ID	<qhSHL-548-5@gated-at.bofh.it>

SGkgTGVlDQoNClNvcnJ5IGZvciBib3RoZXIgeW91LCBidXQgSSBzdGlsbCBjYW4ndCBzZWUgdGhp
cyBwYXRjaCBhcHBsaWVkLg0KSXMgdGhlcmUgc29tZXRoaW5nIHdyb25nPw0KDQpSZWdhcmRzLg0K
bWlja3kuDQpPbiAwNy8wOC8yMDE1IDAzOjM4IFBNLCBMZWUgSm9uZXMgd3JvdGU6DQo+IE9uIFdl
ZCwgMDggSnVsIDIwMTUsIOaVrOmUkCB3cm90ZToNCj4NCj4+DQo+PiBPbiAwNy8wNy8yMDE1IDA3
OjQ2IFBNLCBMZWUgSm9uZXMgd3JvdGU6DQo+Pj4gT24gTW9uLCAyOSBKdW4gMjAxNSwgbWlja3lf
Y2hpbmdAcmVhbHNpbC5jb20uY24gd3JvdGU6DQo+Pj4NCj4+Pj4gRnJvbTogTWlja3kgQ2hpbmcg
PG1pY2t5X2NoaW5nQHJlYWxzaWwuY29tLmNuPg0KPj4+Pg0KPj4+PiBydHM1MjJhKHJ0czUyMjdz
KSBpcyBkZXJpdmVkIGZyb20gcnRzNTIyNywgYW5kIG1haW5seSBzYW1lIHdpdGggcnRzNTIyNy4N
Cj4+Pj4gQWRkIGl0IHRvIGZpbGUgbWZkL3J0czUyMjcuYyB0byBzdXBwb3J0IHRoaXMgY2hpcC4N
Cj4+Pj4NCj4+Pj4gU2lnbmVkLW9mZi1ieTogTWlja3kgQ2hpbmcgPG1pY2t5X2NoaW5nQHJlYWxz
aWwuY29tLmNuPg0KPj4+PiAtLS0NCj4+Pj4gICAgZHJpdmVycy9tZmQvS2NvbmZpZyAgICAgICAg
ICB8ICA3ICsrLS0NCj4+Pj4gICAgZHJpdmVycy9tZmQvcnRzNTIyNy5jICAgICAgICB8IDc3ICsr
KysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKy0tDQo+Pj4+ICAgIGRyaXZl
cnMvbWZkL3J0c3hfcGNyLmMgICAgICAgfCAgNSArKysNCj4+Pj4gICAgZHJpdmVycy9tZmQvcnRz
eF9wY3IuaCAgICAgICB8ICAzICsrDQo+Pj4+ICAgIGluY2x1ZGUvbGludXgvbWZkL3J0c3hfcGNp
LmggfCAgNiArKysrDQo+Pj4+ICAgIDUgZmlsZXMgY2hhbmdlZCwgOTMgaW5zZXJ0aW9ucygrKSwg
NSBkZWxldGlvbnMoLSkNCj4+PiBJIEFja2VkIHRoaXMgb25jZSBhbHJlYWR5Lg0KPj4+DQo+Pj4g
V2hhdCdzIGNoYW5nZWQgc2luY2UgdGhlbj8NCj4+IEl0J3Mgbm90IGNoYW5nZWQsIGJ1dCBJIGRv
bid0IGhhdmUgdGltZSB0byBmaXggbWFnaWMgbnVtYmVycyB0aGVzZSBkYXlzLA0KPj4gc28sIEkg
cHJlZmVyIHlvdSBhcHBseSB0aGlzIHBhdGNoIG5vdCB3YWl0aW5nIG5leHQgcGF0Y2guDQo+IFN1
YnNlcXVlbnQgcGF0Y2hlcyBhcmUgaXJyZWxldmFudC4gIEkgQWNrZWQgdGhpcyBwYXRjaCwgc28g
dGhlIEFjaw0KPiBzaG91bGQgY2FycnkgZm9yd2FyZC4NCj4NCj4gSSdsbCBhcHBseSB0aGUgcGF0
Y2ggZm9yIG5vdywgYnV0IHBsZWFzZSBiZWFyIHRoaXMgaW4gbWluZCBmb3IgdGhlDQo+IGZ1dHVy
ZS4NCj4NCj4gUGF0Y2ggYXBwbGllZCwgdGhhbmtzLg0KPg0KPj4+PiBkaWZmIC0tZ2l0IGEvZHJp
dmVycy9tZmQvS2NvbmZpZyBiL2RyaXZlcnMvbWZkL0tjb25maWcNCj4+Pj4gaW5kZXggNjUzODE1
OS4uNjE0YzE0NiAxMDA2NDQNCj4+Pj4gLS0tIGEvZHJpdmVycy9tZmQvS2NvbmZpZw0KPj4+PiAr
KysgYi9kcml2ZXJzL21mZC9LY29uZmlnDQo+Pj4+IEBAIC02ODYsOSArNjg2LDEwIEBAIGNvbmZp
ZyBNRkRfUlRTWF9QQ0kNCj4+Pj4gICAgCXNlbGVjdCBNRkRfQ09SRQ0KPj4+PiAgICAJaGVscA0K
Pj4+PiAgICAJICBUaGlzIHN1cHBvcnRzIGZvciBSZWFsdGVrIFBDSS1FeHByZXNzIGNhcmQgcmVh
ZGVyIGluY2x1ZGluZyBydHM1MjA5LA0KPj4+PiAtCSAgcnRzNTIyOSwgcnRsODQxMSwgZXRjLiBS
ZWFsdGVrIGNhcmQgcmVhZGVyIHN1cHBvcnRzIGFjY2VzcyB0byBtYW55DQo+Pj4+IC0JICB0eXBl
cyBvZiBtZW1vcnkgY2FyZHMsIHN1Y2ggYXMgTWVtb3J5IFN0aWNrLCBNZW1vcnkgU3RpY2sgUHJv
LA0KPj4+PiAtCSAgU2VjdXJlIERpZ2l0YWwgYW5kIE11bHRpTWVkaWFDYXJkLg0KPj4+PiArCSAg
cnRzNTIyNywgcnRzNTIyQSwgcnRzNTIyOSwgcnRzNTI0OSwgcnRzNTI0QSwgcnRzNTI1QSwgcnRs
ODQxMSwgZXRjLg0KPj4+PiArCSAgUmVhbHRlayBjYXJkIHJlYWRlciBzdXBwb3J0cyBhY2Nlc3Mg
dG8gbWFueSB0eXBlcyBvZiBtZW1vcnkgY2FyZHMsDQo+Pj4+ICsJICBzdWNoIGFzIE1lbW9yeSBT
dGljaywgTWVtb3J5IFN0aWNrIFBybywgU2VjdXJlIERpZ2l0YWwgYW5kDQo+Pj4+ICsJICBNdWx0
aU1lZGlhQ2FyZC4NCj4+Pj4gICAgDQo+Pj4+ICAgIGNvbmZpZyBNRkRfUlQ1MDMzDQo+Pj4+ICAg
IAl0cmlzdGF0ZSAiUmljaHRlayBSVDUwMzMgUG93ZXIgTWFuYWdlbWVudCBJQyINCj4+Pj4gZGlm
ZiAtLWdpdCBhL2RyaXZlcnMvbWZkL3J0czUyMjcuYyBiL2RyaXZlcnMvbWZkL3J0czUyMjcuYw0K
Pj4+PiBpbmRleCBjZTAxMmQ3Li5jZjEzZTY2IDEwMDY0NA0KPj4+PiAtLS0gYS9kcml2ZXJzL21m
ZC9ydHM1MjI3LmMNCj4+Pj4gKysrIGIvZHJpdmVycy9tZmQvcnRzNTIyNy5jDQo+Pj4+IEBAIC0y
Niw2ICsyNiwxNCBAQA0KPj4+PiAgICANCj4+Pj4gICAgI2luY2x1ZGUgInJ0c3hfcGNyLmgiDQo+
Pj4+ICAgIA0KPj4+PiArc3RhdGljIHU4IHJ0czUyMjdfZ2V0X2ljX3ZlcnNpb24oc3RydWN0IHJ0
c3hfcGNyICpwY3IpDQo+Pj4+ICt7DQo+Pj4+ICsJdTggdmFsOw0KPj4+PiArDQo+Pj4+ICsJcnRz
eF9wY2lfcmVhZF9yZWdpc3RlcihwY3IsIERVTU1ZX1JFR19SRVNFVF8wLCAmdmFsKTsNCj4+Pj4g
KwlyZXR1cm4gdmFsICYgMHgwRjsNCj4+Pj4gK30NCj4+Pj4gKw0KPj4+PiAgICBzdGF0aWMgdm9p
ZCBydHM1MjI3X2ZpbGxfZHJpdmluZyhzdHJ1Y3QgcnRzeF9wY3IgKnBjciwgdTggdm9sdGFnZSkN
Cj4+Pj4gICAgew0KPj4+PiAgICAJdTggZHJpdmluZ18zdjNbNF1bM10gPSB7DQo+Pj4+IEBAIC04
OCw3ICs5Niw3IEBAIHN0YXRpYyB2b2lkIHJ0czUyMjdfZm9yY2VfcG93ZXJfZG93bihzdHJ1Y3Qg
cnRzeF9wY3IgKnBjciwgdTggcG1fc3RhdGUpDQo+Pj4+ICAgIAlydHN4X3BjaV93cml0ZV9yZWdp
c3RlcihwY3IsIEFVVE9MT0FEX0NGR19CQVNFICsgMywgMHgwMSwgMCk7DQo+Pj4+ICAgIA0KPj4+
PiAgICAJaWYgKHBtX3N0YXRlID09IEhPU1RfRU5URVJfUzMpDQo+Pj4+IC0JCXJ0c3hfcGNpX3dy
aXRlX3JlZ2lzdGVyKHBjciwgUE1fQ1RSTDMsIDB4MTAsIDB4MTApOw0KPj4+PiArCQlydHN4X3Bj
aV93cml0ZV9yZWdpc3RlcihwY3IsIHBjci0+cmVnX3BtX2N0cmwzLCAweDEwLCAweDEwKTsNCj4+
Pj4gICAgDQo+Pj4+ICAgIAlydHN4X3BjaV93cml0ZV9yZWdpc3RlcihwY3IsIEZQRENUTCwgMHgw
MywgMHgwMyk7DQo+Pj4+ICAgIH0NCj4+Pj4gQEAgLTEyMSw3ICsxMjksNyBAQCBzdGF0aWMgaW50
IHJ0czUyMjdfZXh0cmFfaW5pdF9odyhzdHJ1Y3QgcnRzeF9wY3IgKnBjcikNCj4+Pj4gICAgCQly
dHN4X3BjaV9hZGRfY21kKHBjciwgV1JJVEVfUkVHX0NNRCwgUEVUWENGRywgMHhCOCwgMHhCOCk7
DQo+Pj4+ICAgIAllbHNlDQo+Pj4+ICAgIAkJcnRzeF9wY2lfYWRkX2NtZChwY3IsIFdSSVRFX1JF
R19DTUQsIFBFVFhDRkcsIDB4QjgsIDB4ODgpOw0KPj4+PiAtCXJ0c3hfcGNpX2FkZF9jbWQocGNy
LCBXUklURV9SRUdfQ01ELCBQTV9DVFJMMywgMHgxMCwgMHgwMCk7DQo+Pj4+ICsJcnRzeF9wY2lf
YWRkX2NtZChwY3IsIFdSSVRFX1JFR19DTUQsIHBjci0+cmVnX3BtX2N0cmwzLCAweDEwLCAweDAw
KTsNCj4+Pj4gICAgDQo+Pj4+ICAgIAlyZXR1cm4gcnRzeF9wY2lfc2VuZF9jbWQocGNyLCAxMDAp
Ow0KPj4+PiAgICB9DQo+Pj4+IEBAIC0yOTgsOCArMzA2LDczIEBAIHZvaWQgcnRzNTIyN19pbml0
X3BhcmFtcyhzdHJ1Y3QgcnRzeF9wY3IgKnBjcikNCj4+Pj4gICAgCXBjci0+dHhfaW5pdGlhbF9w
aGFzZSA9IFNFVF9DTE9DS19QSEFTRSgyNywgMjcsIDE1KTsNCj4+Pj4gICAgCXBjci0+cnhfaW5p
dGlhbF9waGFzZSA9IFNFVF9DTE9DS19QSEFTRSgzMCwgNywgNyk7DQo+Pj4+ICAgIA0KPj4+PiAr
CXBjci0+aWNfdmVyc2lvbiA9IHJ0czUyMjdfZ2V0X2ljX3ZlcnNpb24ocGNyKTsNCj4+Pj4gICAg
CXBjci0+c2RfcHVsbF9jdGxfZW5hYmxlX3RibCA9IHJ0czUyMjdfc2RfcHVsbF9jdGxfZW5hYmxl
X3RibDsNCj4+Pj4gICAgCXBjci0+c2RfcHVsbF9jdGxfZGlzYWJsZV90YmwgPSBydHM1MjI3X3Nk
X3B1bGxfY3RsX2Rpc2FibGVfdGJsOw0KPj4+PiAgICAJcGNyLT5tc19wdWxsX2N0bF9lbmFibGVf
dGJsID0gcnRzNTIyN19tc19wdWxsX2N0bF9lbmFibGVfdGJsOw0KPj4+PiAgICAJcGNyLT5tc19w
dWxsX2N0bF9kaXNhYmxlX3RibCA9IHJ0czUyMjdfbXNfcHVsbF9jdGxfZGlzYWJsZV90Ymw7DQo+
Pj4+ICsNCj4+Pj4gKwlwY3ItPnJlZ19wbV9jdHJsMyA9IFBNX0NUUkwzOw0KPj4+PiArfQ0KPj4+
PiArDQo+Pj4+ICtzdGF0aWMgaW50IHJ0czUyMmFfb3B0aW1pemVfcGh5KHN0cnVjdCBydHN4X3Bj
ciAqcGNyKQ0KPj4+PiArew0KPj4+PiArCWludCBlcnI7DQo+Pj4+ICsNCj4+Pj4gKwllcnIgPSBy
dHN4X3BjaV93cml0ZV9yZWdpc3RlcihwY3IsIFJUUzUyMkFfUE1fQ1RSTDMsIEQzX0RFTElOS19N
T0RFX0VOLA0KPj4+PiArCQkweDAwKTsNCj4+Pj4gKwlpZiAoZXJyIDwgMCkNCj4+Pj4gKwkJcmV0
dXJuIGVycjsNCj4+Pj4gKw0KPj4+PiArCWlmIChpc192ZXJzaW9uKHBjciwgMHg1MjJBLCBJQ19W
RVJfQSkpIHsNCj4+Pj4gKwkJZXJyID0gcnRzeF9wY2lfd3JpdGVfcGh5X3JlZ2lzdGVyKHBjciwg
UEhZX1JDUjIsDQo+Pj4+ICsJCQlQSFlfUkNSMl9JTklUXzI3Uyk7DQo+Pj4+ICsJCWlmIChlcnIp
DQo+Pj4+ICsJCQlyZXR1cm4gZXJyOw0KPj4+PiArDQo+Pj4+ICsJCXJ0c3hfcGNpX3dyaXRlX3Bo
eV9yZWdpc3RlcihwY3IsIFBIWV9SQ1IxLCBQSFlfUkNSMV9JTklUXzI3Uyk7DQo+Pj4+ICsJCXJ0
c3hfcGNpX3dyaXRlX3BoeV9yZWdpc3RlcihwY3IsIFBIWV9GTEQwLCBQSFlfRkxEMF9JTklUXzI3
Uyk7DQo+Pj4+ICsJCXJ0c3hfcGNpX3dyaXRlX3BoeV9yZWdpc3RlcihwY3IsIFBIWV9GTEQzLCBQ
SFlfRkxEM19JTklUXzI3Uyk7DQo+Pj4+ICsJCXJ0c3hfcGNpX3dyaXRlX3BoeV9yZWdpc3Rlcihw
Y3IsIFBIWV9GTEQ0LCBQSFlfRkxENF9JTklUXzI3Uyk7DQo+Pj4+ICsJfQ0KPj4+PiArDQo+Pj4+
ICsJcmV0dXJuIDA7DQo+Pj4+ICt9DQo+Pj4+ICsNCj4+Pj4gK3N0YXRpYyBpbnQgcnRzNTIyYV9l
eHRyYV9pbml0X2h3KHN0cnVjdCBydHN4X3BjciAqcGNyKQ0KPj4+PiArew0KPj4+PiArCXJ0czUy
MjdfZXh0cmFfaW5pdF9odyhwY3IpOw0KPj4+PiArDQo+Pj4+ICsJcnRzeF9wY2lfd3JpdGVfcmVn
aXN0ZXIocGNyLCBGVU5DX0ZPUkNFX0NUTCwgRlVOQ19GT1JDRV9VUE1FX1hNVF9EQkcsDQo+Pj4+
ICsJCUZVTkNfRk9SQ0VfVVBNRV9YTVRfREJHKTsNCj4+Pj4gKwlydHN4X3BjaV93cml0ZV9yZWdp
c3RlcihwY3IsIFBDTEtfQ1RMLCAweDA0LCAweDA0KTsNCj4+Pj4gKwlydHN4X3BjaV93cml0ZV9y
ZWdpc3RlcihwY3IsIFBNX0VWRU5UX0RFQlVHLCBQTUVfREVCVUdfMCwgUE1FX0RFQlVHXzApOw0K
Pj4+PiArCXJ0c3hfcGNpX3dyaXRlX3JlZ2lzdGVyKHBjciwgUE1fQ0xLX0ZPUkNFX0NUTCwgMHhG
RiwgMHgxMSk7DQo+Pj4+ICsNCj4+Pj4gKwlyZXR1cm4gMDsNCj4+Pj4gK30NCj4+Pj4gKw0KPj4+
PiArLyogcnRzNTIyYSBvcGVyYXRpb25zIG1haW5seSBkZXJpdmVkIGZyb20gcnRzNTIyNywgZXhj
ZXB0IHBoeS9odyBpbml0IHNldHRpbmcuDQo+Pj4+ICsgKi8NCj4+Pj4gK3N0YXRpYyBjb25zdCBz
dHJ1Y3QgcGNyX29wcyBydHM1MjJhX3Bjcl9vcHMgPSB7DQo+Pj4+ICsJLmZldGNoX3ZlbmRvcl9z
ZXR0aW5ncyA9IHJ0czUyMjdfZmV0Y2hfdmVuZG9yX3NldHRpbmdzLA0KPj4+PiArCS5leHRyYV9p
bml0X2h3ID0gcnRzNTIyYV9leHRyYV9pbml0X2h3LA0KPj4+PiArCS5vcHRpbWl6ZV9waHkgPSBy
dHM1MjJhX29wdGltaXplX3BoeSwNCj4+Pj4gKwkudHVybl9vbl9sZWQgPSBydHM1MjI3X3R1cm5f
b25fbGVkLA0KPj4+PiArCS50dXJuX29mZl9sZWQgPSBydHM1MjI3X3R1cm5fb2ZmX2xlZCwNCj4+
Pj4gKwkuZW5hYmxlX2F1dG9fYmxpbmsgPSBydHM1MjI3X2VuYWJsZV9hdXRvX2JsaW5rLA0KPj4+
PiArCS5kaXNhYmxlX2F1dG9fYmxpbmsgPSBydHM1MjI3X2Rpc2FibGVfYXV0b19ibGluaywNCj4+
Pj4gKwkuY2FyZF9wb3dlcl9vbiA9IHJ0czUyMjdfY2FyZF9wb3dlcl9vbiwNCj4+Pj4gKwkuY2Fy
ZF9wb3dlcl9vZmYgPSBydHM1MjI3X2NhcmRfcG93ZXJfb2ZmLA0KPj4+PiArCS5zd2l0Y2hfb3V0
cHV0X3ZvbHRhZ2UgPSBydHM1MjI3X3N3aXRjaF9vdXRwdXRfdm9sdGFnZSwNCj4+Pj4gKwkuY2Rf
ZGVnbGl0Y2ggPSBOVUxMLA0KPj4+PiArCS5jb252X2Nsa19hbmRfZGl2X24gPSBOVUxMLA0KPj4+
PiArCS5mb3JjZV9wb3dlcl9kb3duID0gcnRzNTIyN19mb3JjZV9wb3dlcl9kb3duLA0KPj4+PiAr
fTsNCj4+Pj4gKw0KPj4+PiArdm9pZCBydHM1MjJhX2luaXRfcGFyYW1zKHN0cnVjdCBydHN4X3Bj
ciAqcGNyKQ0KPj4+PiArew0KPj4+PiArCXJ0czUyMjdfaW5pdF9wYXJhbXMocGNyKTsNCj4+Pj4g
Kw0KPj4+PiArCXBjci0+cmVnX3BtX2N0cmwzID0gUlRTNTIyQV9QTV9DVFJMMzsNCj4+Pj4gICAg
fQ0KPj4+PiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9tZmQvcnRzeF9wY3IuYyBiL2RyaXZlcnMvbWZk
L3J0c3hfcGNyLmMNCj4+Pj4gaW5kZXggYTY2NTQwYS4uY2NkODkxOCAxMDA2NDQNCj4+Pj4gLS0t
IGEvZHJpdmVycy9tZmQvcnRzeF9wY3IuYw0KPj4+PiArKysgYi9kcml2ZXJzL21mZC9ydHN4X3Bj
ci5jDQo+Pj4+IEBAIC01NSw2ICs1NSw3IEBAIHN0YXRpYyBjb25zdCBzdHJ1Y3QgcGNpX2Rldmlj
ZV9pZCBydHN4X3BjaV9pZHNbXSA9IHsNCj4+Pj4gICAgCXsgUENJX0RFVklDRSgweDEwRUMsIDB4
NTIyOSksIFBDSV9DTEFTU19PVEhFUlMgPDwgMTYsIDB4RkYwMDAwIH0sDQo+Pj4+ICAgIAl7IFBD
SV9ERVZJQ0UoMHgxMEVDLCAweDUyODkpLCBQQ0lfQ0xBU1NfT1RIRVJTIDw8IDE2LCAweEZGMDAw
MCB9LA0KPj4+PiAgICAJeyBQQ0lfREVWSUNFKDB4MTBFQywgMHg1MjI3KSwgUENJX0NMQVNTX09U
SEVSUyA8PCAxNiwgMHhGRjAwMDAgfSwNCj4+Pj4gKwl7IFBDSV9ERVZJQ0UoMHgxMEVDLCAweDUy
MkEpLCBQQ0lfQ0xBU1NfT1RIRVJTIDw8IDE2LCAweEZGMDAwMCB9LA0KPj4+PiAgICAJeyBQQ0lf
REVWSUNFKDB4MTBFQywgMHg1MjQ5KSwgUENJX0NMQVNTX09USEVSUyA8PCAxNiwgMHhGRjAwMDAg
fSwNCj4+Pj4gICAgCXsgUENJX0RFVklDRSgweDEwRUMsIDB4NTI4NyksIFBDSV9DTEFTU19PVEhF
UlMgPDwgMTYsIDB4RkYwMDAwIH0sDQo+Pj4+ICAgIAl7IFBDSV9ERVZJQ0UoMHgxMEVDLCAweDUy
ODYpLCBQQ0lfQ0xBU1NfT1RIRVJTIDw8IDE2LCAweEZGMDAwMCB9LA0KPj4+PiBAQCAtMTEwMiw2
ICsxMTAzLDEwIEBAIHN0YXRpYyBpbnQgcnRzeF9wY2lfaW5pdF9jaGlwKHN0cnVjdCBydHN4X3Bj
ciAqcGNyKQ0KPj4+PiAgICAJCXJ0czUyMjdfaW5pdF9wYXJhbXMocGNyKTsNCj4+Pj4gICAgCQli
cmVhazsNCj4+Pj4gICAgDQo+Pj4+ICsJY2FzZSAweDUyMkE6DQo+Pj4+ICsJCXJ0czUyMmFfaW5p
dF9wYXJhbXMocGNyKTsNCj4+Pj4gKwkJYnJlYWs7DQo+Pj4+ICsNCj4+Pj4gICAgCWNhc2UgMHg1
MjQ5Og0KPj4+PiAgICAJCXJ0czUyNDlfaW5pdF9wYXJhbXMocGNyKTsNCj4+Pj4gICAgCQlicmVh
azsNCj4+Pj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvbWZkL3J0c3hfcGNyLmggYi9kcml2ZXJzL21m
ZC9ydHN4X3Bjci5oDQo+Pj4+IGluZGV4IGNlNDg4NDIuLjkzMWQxYWUgMTAwNjQ0DQo+Pj4+IC0t
LSBhL2RyaXZlcnMvbWZkL3J0c3hfcGNyLmgNCj4+Pj4gKysrIGIvZHJpdmVycy9tZmQvcnRzeF9w
Y3IuaA0KPj4+PiBAQCAtMjcsNiArMjcsOCBAQA0KPj4+PiAgICAjZGVmaW5lIE1JTl9ESVZfTl9Q
Q1IJCTgwDQo+Pj4+ICAgICNkZWZpbmUgTUFYX0RJVl9OX1BDUgkJMjA4DQo+Pj4+ICAgIA0KPj4+
PiArI2RlZmluZSBSVFM1MjJBX1BNX0NUUkwzCQkweEZGN0UNCj4+Pj4gKw0KPj4+PiAgICAjZGVm
aW5lIFJUUzUyNEFfUE1FX0ZPUkNFX0NUTAkJMHhGRjc4DQo+Pj4+ICAgICNkZWZpbmUgUlRTNTI0
QV9QTV9DVFJMMwkJMHhGRjdFDQo+Pj4+ICAgIA0KPj4+PiBAQCAtMzgsNiArNDAsNyBAQCB2b2lk
IHJ0czUyMjlfaW5pdF9wYXJhbXMoc3RydWN0IHJ0c3hfcGNyICpwY3IpOw0KPj4+PiAgICB2b2lk
IHJ0bDg0MTFfaW5pdF9wYXJhbXMoc3RydWN0IHJ0c3hfcGNyICpwY3IpOw0KPj4+PiAgICB2b2lk
IHJ0bDg0MDJfaW5pdF9wYXJhbXMoc3RydWN0IHJ0c3hfcGNyICpwY3IpOw0KPj4+PiAgICB2b2lk
IHJ0czUyMjdfaW5pdF9wYXJhbXMoc3RydWN0IHJ0c3hfcGNyICpwY3IpOw0KPj4+PiArdm9pZCBy
dHM1MjJhX2luaXRfcGFyYW1zKHN0cnVjdCBydHN4X3BjciAqcGNyKTsNCj4+Pj4gICAgdm9pZCBy
dHM1MjQ5X2luaXRfcGFyYW1zKHN0cnVjdCBydHN4X3BjciAqcGNyKTsNCj4+Pj4gICAgdm9pZCBy
dHM1MjRhX2luaXRfcGFyYW1zKHN0cnVjdCBydHN4X3BjciAqcGNyKTsNCj4+Pj4gICAgdm9pZCBy
dHM1MjVhX2luaXRfcGFyYW1zKHN0cnVjdCBydHN4X3BjciAqcGNyKTsNCj4+Pj4gZGlmZiAtLWdp
dCBhL2luY2x1ZGUvbGludXgvbWZkL3J0c3hfcGNpLmggYi9pbmNsdWRlL2xpbnV4L21mZC9ydHN4
X3BjaS5oDQo+Pj4+IGluZGV4IGZmODQzZTcuLjdlYjdjYmEgMTAwNjQ0DQo+Pj4+IC0tLSBhL2lu
Y2x1ZGUvbGludXgvbWZkL3J0c3hfcGNpLmgNCj4+Pj4gKysrIGIvaW5jbHVkZS9saW51eC9tZmQv
cnRzeF9wY2kuaA0KPj4+PiBAQCAtNTg5LDYgKzU4OSw3IEBADQo+Pj4+ICAgICNkZWZpbmUgICBG
T1JDRV9BU1BNX05PX0FTUE0JCTB4MDANCj4+Pj4gICAgI2RlZmluZSBQTV9DTEtfRk9SQ0VfQ1RM
CQkweEZFNTgNCj4+Pj4gICAgI2RlZmluZSBGVU5DX0ZPUkNFX0NUTAkJCTB4RkU1OQ0KPj4+PiAr
I2RlZmluZSAgIEZVTkNfRk9SQ0VfVVBNRV9YTVRfREJHCTB4MDINCj4+Pj4gICAgI2RlZmluZSBQ
RVJTVF9HTElUQ0hfV0lEVEgJCTB4RkU1Qw0KPj4+PiAgICAjZGVmaW5lIENIQU5HRV9MSU5LX1NU
QVRFCQkweEZFNUINCj4+Pj4gICAgI2RlZmluZSBSRVNFVF9MT0FEX1JFRwkJCTB4RkU1RQ0KPj4+
PiBAQCAtNzEyLDYgKzcxMyw3IEBADQo+Pj4+ICAgICNkZWZpbmUgUEhZX1JDUjEJCQkweDAyDQo+
Pj4+ICAgICNkZWZpbmUgICBQSFlfUkNSMV9BRFBfVElNRV80CQkweDA0MDANCj4+Pj4gICAgI2Rl
ZmluZSAgIFBIWV9SQ1IxX1ZDT19DT0FSU0UJCTB4MDAxRg0KPj4+PiArI2RlZmluZSAgIFBIWV9S
Q1IxX0lOSVRfMjdTCQkweDBBMUYNCj4+Pj4gICAgI2RlZmluZSBQSFlfU1NDQ1IyCQkJMHgwMg0K
Pj4+PiAgICAjZGVmaW5lICAgUEhZX1NTQ0NSMl9QTExfTkNPREUJCTB4MEEwMA0KPj4+PiAgICAj
ZGVmaW5lICAgUEhZX1NTQ0NSMl9USU1FMAkJMHgwMDFDDQo+Pj4+IEBAIC03MjQsNiArNzI2LDcg
QEANCj4+Pj4gICAgI2RlZmluZSAgIFBIWV9SQ1IyX0ZSRVFTRUxfMTIJCTB4MDA0MA0KPj4+PiAg
ICAjZGVmaW5lICAgUEhZX1JDUjJfQ0RSX1NDXzEyUAkJMHgwMDEwDQo+Pj4+ICAgICNkZWZpbmUg
ICBQSFlfUkNSMl9DQUxJQl9MQVRFCQkweDAwMDINCj4+Pj4gKyNkZWZpbmUgICBQSFlfUkNSMl9J
TklUXzI3UwkJMHhDMTUyDQo+Pj4+ICAgICNkZWZpbmUgUEhZX1NTQ0NSMwkJCTB4MDMNCj4+Pj4g
ICAgI2RlZmluZSAgIFBIWV9TU0NDUjNfU1RFUF9JTgkJMHgyNzQwDQo+Pj4+ICAgICNkZWZpbmUg
ICBQSFlfU1NDQ1IzX0NIRUNLX0RFTEFZCTB4MDAwOA0KPj4+PiBAQCAtODAwLDEyICs4MDMsMTQg
QEANCj4+Pj4gICAgI2RlZmluZSAgIFBIWV9BTkExQV9SWFRfQklTVAkJMHgwNTAwDQo+Pj4+ICAg
ICNkZWZpbmUgICBQSFlfQU5BMUFfVFhSX0JJU1QJCTB4MDA0MA0KPj4+PiAgICAjZGVmaW5lICAg
UEhZX0FOQTFBX1JFVgkJCTB4MDAwNg0KPj4+PiArI2RlZmluZSAgIFBIWV9GTEQwX0lOSVRfMjdT
CQkweDI1NDYNCj4+Pj4gICAgI2RlZmluZSBQSFlfRkxEMQkJCTB4MUINCj4+Pj4gICAgI2RlZmlu
ZSBQSFlfRkxEMgkJCTB4MUMNCj4+Pj4gICAgI2RlZmluZSBQSFlfRkxEMwkJCTB4MUQNCj4+Pj4g
ICAgI2RlZmluZSAgIFBIWV9GTEQzX1RJTUVSXzQJCTB4MDgwMA0KPj4+PiAgICAjZGVmaW5lICAg
UEhZX0ZMRDNfVElNRVJfNgkJMHgwMDIwDQo+Pj4+ICAgICNkZWZpbmUgICBQSFlfRkxEM19SWERF
TElOSwkJMHgwMDA0DQo+Pj4+ICsjZGVmaW5lICAgUEhZX0ZMRDNfSU5JVF8yN1MJCTB4MDAwNA0K
Pj4+PiAgICAjZGVmaW5lIFBIWV9BTkExRAkJCTB4MUQNCj4+Pj4gICAgI2RlZmluZSAgIFBIWV9B
TkExRF9ERUJVR19BRERSCQkweDAwMDQNCj4+Pj4gICAgI2RlZmluZSBfUEhZX0ZMRDAJCQkweDFE
DQo+Pj4+IEBAIC04MjQsNiArODI5LDcgQEANCj4+Pj4gICAgI2RlZmluZSAgIFBIWV9GTEQ0X0JF
Ul9DT1VOVAkJMHgwMEUwDQo+Pj4+ICAgICNkZWZpbmUgICBQSFlfRkxENF9CRVJfVElNRVIJCTB4
MDAwQQ0KPj4+PiAgICAjZGVmaW5lICAgUEhZX0ZMRDRfQkVSX0NIS19FTgkJMHgwMDAxDQo+Pj4+
ICsjZGVmaW5lICAgUEhZX0ZMRDRfSU5JVF8yN1MJCTB4NUM3Rg0KPj4+PiAgICAjZGVmaW5lIFBI
WV9ESUcxRQkJCTB4MUUNCj4+Pj4gICAgI2RlZmluZSAgIFBIWV9ESUcxRV9SRVYJCQkweDQwMDAN
Cj4+Pj4gICAgI2RlZmluZSAgIFBIWV9ESUcxRV9EMF9YX0QxCQkweDEwMDANCg==
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

[toc] | [next] | [standalone]

#1245454

From	Lee Jones <lee.jones@linaro.org>
Date	2015-10-13 10:30 +0200
Message-ID	<qj386-Y7-11@gated-at.bofh.it>
In reply to	#1243800

On Sat, 10 Oct 2015, 敬锐 wrote:
> Sorry for bother you, but I still can't see this patch applied.
> Is there something wrong?

Sorry about that Micky, I guess this one fell through the gaps.

Re-applied, should be in -next by tomorrow.

> On 07/08/2015 03:38 PM, Lee Jones wrote:
> > On Wed, 08 Jul 2015, 敬锐 wrote:
> >
> >>
> >> On 07/07/2015 07:46 PM, Lee Jones wrote:
> >>> On Mon, 29 Jun 2015, micky_ching@realsil.com.cn wrote:
> >>>
> >>>> From: Micky Ching <micky_ching@realsil.com.cn>
> >>>>
> >>>> rts522a(rts5227s) is derived from rts5227, and mainly same with rts5227.
> >>>> Add it to file mfd/rts5227.c to support this chip.
> >>>>
> >>>> Signed-off-by: Micky Ching <micky_ching@realsil.com.cn>
> >>>> ---
> >>>>    drivers/mfd/Kconfig          |  7 ++--
> >>>>    drivers/mfd/rts5227.c        | 77 ++++++++++++++++++++++++++++++++++++++++++--
> >>>>    drivers/mfd/rtsx_pcr.c       |  5 +++
> >>>>    drivers/mfd/rtsx_pcr.h       |  3 ++
> >>>>    include/linux/mfd/rtsx_pci.h |  6 ++++
> >>>>    5 files changed, 93 insertions(+), 5 deletions(-)
> >>> I Acked this once already.
> >>>
> >>> What's changed since then?
> >> It's not changed, but I don't have time to fix magic numbers these days,
> >> so, I prefer you apply this patch not waiting next patch.
> > Subsequent patches are irrelevant.  I Acked this patch, so the Ack
> > should carry forward.
> >
> > I'll apply the patch for now, but please bear this in mind for the
> > future.
> >
> > Patch applied, thanks.
> >
> >>>> diff --git a/drivers/mfd/Kconfig b/drivers/mfd/Kconfig
> >>>> index 6538159..614c146 100644
> >>>> --- a/drivers/mfd/Kconfig
> >>>> +++ b/drivers/mfd/Kconfig
> >>>> @@ -686,9 +686,10 @@ config MFD_RTSX_PCI
> >>>>    	select MFD_CORE
> >>>>    	help
> >>>>    	  This supports for Realtek PCI-Express card reader including rts5209,
> >>>> -	  rts5229, rtl8411, etc. Realtek card reader supports access to many
> >>>> -	  types of memory cards, such as Memory Stick, Memory Stick Pro,
> >>>> -	  Secure Digital and MultiMediaCard.
> >>>> +	  rts5227, rts522A, rts5229, rts5249, rts524A, rts525A, rtl8411, etc.
> >>>> +	  Realtek card reader supports access to many types of memory cards,
> >>>> +	  such as Memory Stick, Memory Stick Pro, Secure Digital and
> >>>> +	  MultiMediaCard.
> >>>>    
> >>>>    config MFD_RT5033
> >>>>    	tristate "Richtek RT5033 Power Management IC"
> >>>> diff --git a/drivers/mfd/rts5227.c b/drivers/mfd/rts5227.c
> >>>> index ce012d7..cf13e66 100644
> >>>> --- a/drivers/mfd/rts5227.c
> >>>> +++ b/drivers/mfd/rts5227.c
> >>>> @@ -26,6 +26,14 @@
> >>>>    
> >>>>    #include "rtsx_pcr.h"
> >>>>    
> >>>> +static u8 rts5227_get_ic_version(struct rtsx_pcr *pcr)
> >>>> +{
> >>>> +	u8 val;
> >>>> +
> >>>> +	rtsx_pci_read_register(pcr, DUMMY_REG_RESET_0, &val);
> >>>> +	return val & 0x0F;
> >>>> +}
> >>>> +
> >>>>    static void rts5227_fill_driving(struct rtsx_pcr *pcr, u8 voltage)
> >>>>    {
> >>>>    	u8 driving_3v3[4][3] = {
> >>>> @@ -88,7 +96,7 @@ static void rts5227_force_power_down(struct rtsx_pcr *pcr, u8 pm_state)
> >>>>    	rtsx_pci_write_register(pcr, AUTOLOAD_CFG_BASE + 3, 0x01, 0);
> >>>>    
> >>>>    	if (pm_state == HOST_ENTER_S3)
> >>>> -		rtsx_pci_write_register(pcr, PM_CTRL3, 0x10, 0x10);
> >>>> +		rtsx_pci_write_register(pcr, pcr->reg_pm_ctrl3, 0x10, 0x10);
> >>>>    
> >>>>    	rtsx_pci_write_register(pcr, FPDCTL, 0x03, 0x03);
> >>>>    }
> >>>> @@ -121,7 +129,7 @@ static int rts5227_extra_init_hw(struct rtsx_pcr *pcr)
> >>>>    		rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PETXCFG, 0xB8, 0xB8);
> >>>>    	else
> >>>>    		rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PETXCFG, 0xB8, 0x88);
> >>>> -	rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, PM_CTRL3, 0x10, 0x00);
> >>>> +	rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, pcr->reg_pm_ctrl3, 0x10, 0x00);
> >>>>    
> >>>>    	return rtsx_pci_send_cmd(pcr, 100);
> >>>>    }
> >>>> @@ -298,8 +306,73 @@ void rts5227_init_params(struct rtsx_pcr *pcr)
> >>>>    	pcr->tx_initial_phase = SET_CLOCK_PHASE(27, 27, 15);
> >>>>    	pcr->rx_initial_phase = SET_CLOCK_PHASE(30, 7, 7);
> >>>>    
> >>>> +	pcr->ic_version = rts5227_get_ic_version(pcr);
> >>>>    	pcr->sd_pull_ctl_enable_tbl = rts5227_sd_pull_ctl_enable_tbl;
> >>>>    	pcr->sd_pull_ctl_disable_tbl = rts5227_sd_pull_ctl_disable_tbl;
> >>>>    	pcr->ms_pull_ctl_enable_tbl = rts5227_ms_pull_ctl_enable_tbl;
> >>>>    	pcr->ms_pull_ctl_disable_tbl = rts5227_ms_pull_ctl_disable_tbl;
> >>>> +
> >>>> +	pcr->reg_pm_ctrl3 = PM_CTRL3;
> >>>> +}
> >>>> +
> >>>> +static int rts522a_optimize_phy(struct rtsx_pcr *pcr)
> >>>> +{
> >>>> +	int err;
> >>>> +
> >>>> +	err = rtsx_pci_write_register(pcr, RTS522A_PM_CTRL3, D3_DELINK_MODE_EN,
> >>>> +		0x00);
> >>>> +	if (err < 0)
> >>>> +		return err;
> >>>> +
> >>>> +	if (is_version(pcr, 0x522A, IC_VER_A)) {
> >>>> +		err = rtsx_pci_write_phy_register(pcr, PHY_RCR2,
> >>>> +			PHY_RCR2_INIT_27S);
> >>>> +		if (err)
> >>>> +			return err;
> >>>> +
> >>>> +		rtsx_pci_write_phy_register(pcr, PHY_RCR1, PHY_RCR1_INIT_27S);
> >>>> +		rtsx_pci_write_phy_register(pcr, PHY_FLD0, PHY_FLD0_INIT_27S);
> >>>> +		rtsx_pci_write_phy_register(pcr, PHY_FLD3, PHY_FLD3_INIT_27S);
> >>>> +		rtsx_pci_write_phy_register(pcr, PHY_FLD4, PHY_FLD4_INIT_27S);
> >>>> +	}
> >>>> +
> >>>> +	return 0;
> >>>> +}
> >>>> +
> >>>> +static int rts522a_extra_init_hw(struct rtsx_pcr *pcr)
> >>>> +{
> >>>> +	rts5227_extra_init_hw(pcr);
> >>>> +
> >>>> +	rtsx_pci_write_register(pcr, FUNC_FORCE_CTL, FUNC_FORCE_UPME_XMT_DBG,
> >>>> +		FUNC_FORCE_UPME_XMT_DBG);
> >>>> +	rtsx_pci_write_register(pcr, PCLK_CTL, 0x04, 0x04);
> >>>> +	rtsx_pci_write_register(pcr, PM_EVENT_DEBUG, PME_DEBUG_0, PME_DEBUG_0);
> >>>> +	rtsx_pci_write_register(pcr, PM_CLK_FORCE_CTL, 0xFF, 0x11);
> >>>> +
> >>>> +	return 0;
> >>>> +}
> >>>> +
> >>>> +/* rts522a operations mainly derived from rts5227, except phy/hw init setting.
> >>>> + */
> >>>> +static const struct pcr_ops rts522a_pcr_ops = {
> >>>> +	.fetch_vendor_settings = rts5227_fetch_vendor_settings,
> >>>> +	.extra_init_hw = rts522a_extra_init_hw,
> >>>> +	.optimize_phy = rts522a_optimize_phy,
> >>>> +	.turn_on_led = rts5227_turn_on_led,
> >>>> +	.turn_off_led = rts5227_turn_off_led,
> >>>> +	.enable_auto_blink = rts5227_enable_auto_blink,
> >>>> +	.disable_auto_blink = rts5227_disable_auto_blink,
> >>>> +	.card_power_on = rts5227_card_power_on,
> >>>> +	.card_power_off = rts5227_card_power_off,
> >>>> +	.switch_output_voltage = rts5227_switch_output_voltage,
> >>>> +	.cd_deglitch = NULL,
> >>>> +	.conv_clk_and_div_n = NULL,
> >>>> +	.force_power_down = rts5227_force_power_down,
> >>>> +};
> >>>> +
> >>>> +void rts522a_init_params(struct rtsx_pcr *pcr)
> >>>> +{
> >>>> +	rts5227_init_params(pcr);
> >>>> +
> >>>> +	pcr->reg_pm_ctrl3 = RTS522A_PM_CTRL3;
> >>>>    }
> >>>> diff --git a/drivers/mfd/rtsx_pcr.c b/drivers/mfd/rtsx_pcr.c
> >>>> index a66540a..ccd8918 100644
> >>>> --- a/drivers/mfd/rtsx_pcr.c
> >>>> +++ b/drivers/mfd/rtsx_pcr.c
> >>>> @@ -55,6 +55,7 @@ static const struct pci_device_id rtsx_pci_ids[] = {
> >>>>    	{ PCI_DEVICE(0x10EC, 0x5229), PCI_CLASS_OTHERS << 16, 0xFF0000 },
> >>>>    	{ PCI_DEVICE(0x10EC, 0x5289), PCI_CLASS_OTHERS << 16, 0xFF0000 },
> >>>>    	{ PCI_DEVICE(0x10EC, 0x5227), PCI_CLASS_OTHERS << 16, 0xFF0000 },
> >>>> +	{ PCI_DEVICE(0x10EC, 0x522A), PCI_CLASS_OTHERS << 16, 0xFF0000 },
> >>>>    	{ PCI_DEVICE(0x10EC, 0x5249), PCI_CLASS_OTHERS << 16, 0xFF0000 },
> >>>>    	{ PCI_DEVICE(0x10EC, 0x5287), PCI_CLASS_OTHERS << 16, 0xFF0000 },
> >>>>    	{ PCI_DEVICE(0x10EC, 0x5286), PCI_CLASS_OTHERS << 16, 0xFF0000 },
> >>>> @@ -1102,6 +1103,10 @@ static int rtsx_pci_init_chip(struct rtsx_pcr *pcr)
> >>>>    		rts5227_init_params(pcr);
> >>>>    		break;
> >>>>    
> >>>> +	case 0x522A:
> >>>> +		rts522a_init_params(pcr);
> >>>> +		break;
> >>>> +
> >>>>    	case 0x5249:
> >>>>    		rts5249_init_params(pcr);
> >>>>    		break;
> >>>> diff --git a/drivers/mfd/rtsx_pcr.h b/drivers/mfd/rtsx_pcr.h
> >>>> index ce48842..931d1ae 100644
> >>>> --- a/drivers/mfd/rtsx_pcr.h
> >>>> +++ b/drivers/mfd/rtsx_pcr.h
> >>>> @@ -27,6 +27,8 @@
> >>>>    #define MIN_DIV_N_PCR		80
> >>>>    #define MAX_DIV_N_PCR		208
> >>>>    
> >>>> +#define RTS522A_PM_CTRL3		0xFF7E
> >>>> +
> >>>>    #define RTS524A_PME_FORCE_CTL		0xFF78
> >>>>    #define RTS524A_PM_CTRL3		0xFF7E
> >>>>    
> >>>> @@ -38,6 +40,7 @@ void rts5229_init_params(struct rtsx_pcr *pcr);
> >>>>    void rtl8411_init_params(struct rtsx_pcr *pcr);
> >>>>    void rtl8402_init_params(struct rtsx_pcr *pcr);
> >>>>    void rts5227_init_params(struct rtsx_pcr *pcr);
> >>>> +void rts522a_init_params(struct rtsx_pcr *pcr);
> >>>>    void rts5249_init_params(struct rtsx_pcr *pcr);
> >>>>    void rts524a_init_params(struct rtsx_pcr *pcr);
> >>>>    void rts525a_init_params(struct rtsx_pcr *pcr);
> >>>> diff --git a/include/linux/mfd/rtsx_pci.h b/include/linux/mfd/rtsx_pci.h
> >>>> index ff843e7..7eb7cba 100644
> >>>> --- a/include/linux/mfd/rtsx_pci.h
> >>>> +++ b/include/linux/mfd/rtsx_pci.h
> >>>> @@ -589,6 +589,7 @@
> >>>>    #define   FORCE_ASPM_NO_ASPM		0x00
> >>>>    #define PM_CLK_FORCE_CTL		0xFE58
> >>>>    #define FUNC_FORCE_CTL			0xFE59
> >>>> +#define   FUNC_FORCE_UPME_XMT_DBG	0x02
> >>>>    #define PERST_GLITCH_WIDTH		0xFE5C
> >>>>    #define CHANGE_LINK_STATE		0xFE5B
> >>>>    #define RESET_LOAD_REG			0xFE5E
> >>>> @@ -712,6 +713,7 @@
> >>>>    #define PHY_RCR1			0x02
> >>>>    #define   PHY_RCR1_ADP_TIME_4		0x0400
> >>>>    #define   PHY_RCR1_VCO_COARSE		0x001F
> >>>> +#define   PHY_RCR1_INIT_27S		0x0A1F
> >>>>    #define PHY_SSCCR2			0x02
> >>>>    #define   PHY_SSCCR2_PLL_NCODE		0x0A00
> >>>>    #define   PHY_SSCCR2_TIME0		0x001C
> >>>> @@ -724,6 +726,7 @@
> >>>>    #define   PHY_RCR2_FREQSEL_12		0x0040
> >>>>    #define   PHY_RCR2_CDR_SC_12P		0x0010
> >>>>    #define   PHY_RCR2_CALIB_LATE		0x0002
> >>>> +#define   PHY_RCR2_INIT_27S		0xC152
> >>>>    #define PHY_SSCCR3			0x03
> >>>>    #define   PHY_SSCCR3_STEP_IN		0x2740
> >>>>    #define   PHY_SSCCR3_CHECK_DELAY	0x0008
> >>>> @@ -800,12 +803,14 @@
> >>>>    #define   PHY_ANA1A_RXT_BIST		0x0500
> >>>>    #define   PHY_ANA1A_TXR_BIST		0x0040
> >>>>    #define   PHY_ANA1A_REV			0x0006
> >>>> +#define   PHY_FLD0_INIT_27S		0x2546
> >>>>    #define PHY_FLD1			0x1B
> >>>>    #define PHY_FLD2			0x1C
> >>>>    #define PHY_FLD3			0x1D
> >>>>    #define   PHY_FLD3_TIMER_4		0x0800
> >>>>    #define   PHY_FLD3_TIMER_6		0x0020
> >>>>    #define   PHY_FLD3_RXDELINK		0x0004
> >>>> +#define   PHY_FLD3_INIT_27S		0x0004
> >>>>    #define PHY_ANA1D			0x1D
> >>>>    #define   PHY_ANA1D_DEBUG_ADDR		0x0004
> >>>>    #define _PHY_FLD0			0x1D
> >>>> @@ -824,6 +829,7 @@
> >>>>    #define   PHY_FLD4_BER_COUNT		0x00E0
> >>>>    #define   PHY_FLD4_BER_TIMER		0x000A
> >>>>    #define   PHY_FLD4_BER_CHK_EN		0x0001
> >>>> +#define   PHY_FLD4_INIT_27S		0x5C7F
> >>>>    #define PHY_DIG1E			0x1E
> >>>>    #define   PHY_DIG1E_REV			0x4000
> >>>>    #define   PHY_DIG1E_D0_X_D1		0x1000

-- 
Lee Jones
Linaro STMicroelectronics Landing Team Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

[toc] | [prev] | [standalone]

csiph-web

Re: [RESEND] mfd: rtsx: add support for rts522A

Contents

#1243800 — Re: [RESEND] mfd: rtsx: add support for rts522A

#1245454