Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1320932 > unrolled thread
| Started by | Toshi Kani <toshi.kani@hpe.com> |
|---|---|
| First post | 2016-01-28 19:20 +0100 |
| Last post | 2016-01-28 19:20 +0100 |
| Articles | 1 — 1 participant |
Back to article view | Back to linux.kernel
This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by
below is the oldest one visible, not the original post.
[PATCH 2/2] pmem: Flush cache on unaligned request Toshi Kani <toshi.kani@hpe.com> - 2016-01-28 19:20 +0100
| From | Toshi Kani <toshi.kani@hpe.com> |
|---|---|
| Date | 2016-01-28 19:20 +0100 |
| Subject | [PATCH 2/2] pmem: Flush cache on unaligned request |
| Message-ID | <qVZkJ-7kv-3@gated-at.bofh.it> |
arch_memcpy_to_pmem() calls __copy_user_nocache() to copy data
via non-temporal stores. However, __copy_user_nocache() still
performs cached copy when a request is not naturally aligned or
is less then 4 bytes.
Call clflush_cache_range() to flush destination when a request
leads to cached copy.
Signed-off-by: Toshi Kani <toshi.kani@hpe.com>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: H. Peter Anvin <hpa@zytor.com>
Cc: Borislav Petkov <bp@suse.de>
Cc: Dan Williams <dan.j.williams@intel.com>
Cc: Ross Zwisler <ross.zwisler@linux.intel.com>
Cc: Vishal Verma <vishal.l.verma@intel.com>
---
arch/x86/include/asm/pmem.h | 11 +++++++++++
1 file changed, 11 insertions(+)
diff --git a/arch/x86/include/asm/pmem.h b/arch/x86/include/asm/pmem.h
index c57fd1e..f135064 100644
--- a/arch/x86/include/asm/pmem.h
+++ b/arch/x86/include/asm/pmem.h
@@ -45,6 +45,17 @@ static inline void arch_memcpy_to_pmem(void __pmem *dst, const void *src,
if (WARN(unwritten, "%s: fault copying %p <- %p unwritten: %d\n",
__func__, dst, src, unwritten))
BUG();
+
+ /*
+ * Flush the caches when the request is not naturally aligned.
+ * Non-temporal stores are not used for unaligned copy.
+ */
+ if (((n >= 8) &&
+ (!IS_ALIGNED((unsigned long)dst, 8) || !IS_ALIGNED(n, 8))) ||
+ ((n < 8) &&
+ (!IS_ALIGNED((unsigned long)dst, 4) || (n != 4)))) {
+ clflush_cache_range(dst, n);
+ }
}
/**
Back to top | Article view | linux.kernel
csiph-web