Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1312474 > unrolled thread

[PATCH] pci, acpi: QDF2xxx 32 bit config space accessors

Back to article view | Back to linux.kernel

This discussion starts older than the indexed window; earlier articles aren't shown. The article labeled Started by below is the oldest one visible, not the original post.

Contents

  [PATCH] pci, acpi: QDF2xxx 32 bit config space accessors Christopher Covington <cov@codeaurora.org> - 2016-01-19 21:00 +0100
    Re: [PATCH] pci, acpi: QDF2xxx 32 bit config space accessors Christopher Covington <cov@codeaurora.org> - 2016-01-19 21:20 +0100

#1312474 — [PATCH] pci, acpi: QDF2xxx 32 bit config space accessors

Qualcomm Technologies QDF2xxx SoCs require 32 bit accessors to be used
for the PCI configuration space. Register the appropriate quirk.

Signed-off-by: Christopher Covington <cov@codeaurora.org>
---
This patch depends on Tomasz Nowicki's ACPI support for PCI:

http://lists.infradead.org/pipermail/linux-arm-kernel/2016-January/thread.html#399200

 drivers/acpi/mcfg.c | 23 +++++++++++++++++++++++
 1 file changed, 23 insertions(+)

diff --git a/drivers/acpi/mcfg.c b/drivers/acpi/mcfg.c
index ec5fe7b..dee4964 100644
--- a/drivers/acpi/mcfg.c
+++ b/drivers/acpi/mcfg.c
@@ -78,6 +78,29 @@ static struct pci_ops default_pci_mcfg_ops = {
 	.write = pci_generic_config_write,
 };
 
+static const struct dmi_system_id qcom_qdf2xxx[] = {
+	{
+		.ident = "Qualcomm Technologies QDF2xxx",
+		.matches = {
+			DMI_MATCH(DMI_SYS_VENDOR, "Qualcomm"),
+			DMI_MATCH(DMI_PRODUCT_NAME, "QDF2"),
+		},
+	},
+	{ }
+};
+
+static struct pci_ops qcom_qdf2xxx_pci_mcfg_ops = {
+	.map_bus = pci_mcfg_dev_base,
+	.read = pci_generic_config_read32,
+	.write = pci_generic_config_write32,
+};
+
+DECLARE_ACPI_MCFG_FIXUP(qcom_qdf2xxx,
+			NULL,
+			&qcom_qdf2xxx_pci_mcfg_ops,
+			PCI_MCFG_DOMAIN_ANY,
+			PCI_MCFG_BUS_ANY);
+
 struct pci_ops *pci_mcfg_get_ops(struct acpi_pci_root *root)
 {
 	struct pci_ops *pci_mcfg_ops_quirk;
-- 
Qualcomm Innovation Center, Inc.
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project

[toc] | [next] | [standalone]

#1312484

[Fixing Jon's email; sorry for the typo.]

On 01/19/2016 02:54 PM, Christopher Covington wrote:
> Qualcomm Technologies QDF2xxx SoCs require 32 bit accessors to be used
> for the PCI configuration space. Register the appropriate quirk.
> 
> Signed-off-by: Christopher Covington <cov@codeaurora.org>
> ---
> This patch depends on Tomasz Nowicki's ACPI support for PCI:
> 
> http://lists.infradead.org/pipermail/linux-arm-kernel/2016-January/thread.html#399200
> 
>  drivers/acpi/mcfg.c | 23 +++++++++++++++++++++++
>  1 file changed, 23 insertions(+)
> 
> diff --git a/drivers/acpi/mcfg.c b/drivers/acpi/mcfg.c
> index ec5fe7b..dee4964 100644
> --- a/drivers/acpi/mcfg.c
> +++ b/drivers/acpi/mcfg.c
> @@ -78,6 +78,29 @@ static struct pci_ops default_pci_mcfg_ops = {
>  	.write = pci_generic_config_write,
>  };
>  
> +static const struct dmi_system_id qcom_qdf2xxx[] = {
> +	{
> +		.ident = "Qualcomm Technologies QDF2xxx",
> +		.matches = {
> +			DMI_MATCH(DMI_SYS_VENDOR, "Qualcomm"),
> +			DMI_MATCH(DMI_PRODUCT_NAME, "QDF2"),
> +		},
> +	},
> +	{ }
> +};
> +
> +static struct pci_ops qcom_qdf2xxx_pci_mcfg_ops = {
> +	.map_bus = pci_mcfg_dev_base,
> +	.read = pci_generic_config_read32,
> +	.write = pci_generic_config_write32,
> +};
> +
> +DECLARE_ACPI_MCFG_FIXUP(qcom_qdf2xxx,
> +			NULL,
> +			&qcom_qdf2xxx_pci_mcfg_ops,
> +			PCI_MCFG_DOMAIN_ANY,
> +			PCI_MCFG_BUS_ANY);
> +
>  struct pci_ops *pci_mcfg_get_ops(struct acpi_pci_root *root)
>  {
>  	struct pci_ops *pci_mcfg_ops_quirk;
> 


-- 
Qualcomm Innovation Center, Inc.
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project

[toc] | [prev] | [standalone]

Back to top | Article view | linux.kernel

csiph-web