Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1289562 > unrolled thread
| Started by | Hubert Chrzaniuk <hubert.chrzaniuk@intel.com> |
|---|---|
| First post | 2015-12-11 14:30 +0100 |
| Last post | 2015-12-11 17:00 +0100 |
| Articles | 2 — 2 participants |
Back to article view | Back to linux.kernel
[PATCH] sb_edac: Setting fixed DIMM width for Xeon Knights Landing platform. Hubert Chrzaniuk <hubert.chrzaniuk@intel.com> - 2015-12-11 14:30 +0100
Re: [PATCH] sb_edac: Setting fixed DIMM width for Xeon Knights Landing platform. Borislav Petkov <bp@alien8.de> - 2015-12-11 17:00 +0100
| From | Hubert Chrzaniuk <hubert.chrzaniuk@intel.com> |
|---|---|
| Date | 2015-12-11 14:30 +0100 |
| Subject | [PATCH] sb_edac: Setting fixed DIMM width for Xeon Knights Landing platform. |
| Message-ID | <qEvVN-4Wy-29@gated-at.bofh.it> |
Knights Landing does not come with register that could be used
to fetch DIMM width. However the value is fixed for this architecture
so it can be hardcoded.
Fixes: d0cdf900314 (sb_edac: Add Knights Landing (Xeon Phi gen 2) support)
Signed-off-by: Hubert Chrzaniuk <hubert.chrzaniuk@intel.com>
---
drivers/edac/sb_edac.c | 8 +++++++-
1 file changed, 7 insertions(+), 1 deletion(-)
diff --git a/drivers/edac/sb_edac.c b/drivers/edac/sb_edac.c
index 9c0424d..6ea9b1f 100644
--- a/drivers/edac/sb_edac.c
+++ b/drivers/edac/sb_edac.c
@@ -924,6 +924,12 @@ out:
return mtype;
}
+static enum dev_type knl_get_width(struct sbridge_pvt *pvt, u32 mtr)
+{
+ /* for KNL value is fixed */
+ return DEV_X16;
+}
+
static enum dev_type sbridge_get_width(struct sbridge_pvt *pvt, u32 mtr)
{
/* there's no way to figure out */
@@ -3370,7 +3376,7 @@ static int sbridge_register_mci(struct sbridge_dev *sbridge_dev, enum type type)
pvt->info.interleave_list = knl_interleave_list;
pvt->info.max_interleave = ARRAY_SIZE(knl_interleave_list);
pvt->info.interleave_pkg = ibridge_interleave_pkg;
- pvt->info.get_width = ibridge_get_width;
+ pvt->info.get_width = knl_get_width;
mci->ctl_name = kasprintf(GFP_KERNEL,
"Knights Landing Socket#%d", mci->mc_idx);
--
1.8.3.1
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
[toc] | [next] | [standalone]
| From | Borislav Petkov <bp@alien8.de> |
|---|---|
| Date | 2015-12-11 17:00 +0100 |
| Subject | Re: [PATCH] sb_edac: Setting fixed DIMM width for Xeon Knights Landing platform. |
| Message-ID | <qEygW-6sM-21@gated-at.bofh.it> |
| In reply to | #1289562 |
On Fri, Dec 11, 2015 at 02:21:22PM +0100, Hubert Chrzaniuk wrote:
> Knights Landing does not come with register that could be used
> to fetch DIMM width. However the value is fixed for this architecture
> so it can be hardcoded.
>
> Fixes: d0cdf900314 (sb_edac: Add Knights Landing (Xeon Phi gen 2) support)
> Signed-off-by: Hubert Chrzaniuk <hubert.chrzaniuk@intel.com>
> ---
> drivers/edac/sb_edac.c | 8 +++++++-
> 1 file changed, 7 insertions(+), 1 deletion(-)
Applied, thanks.
--
Regards/Gruss,
Boris.
ECO tip #101: Trim your mails when you reply.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
[toc] | [prev] | [standalone]
Back to top | Article view | linux.kernel
csiph-web