Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1703744
| From | Boris Brezillon <boris.brezillon@free-electrons.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH 0/6] Handle clk_prepare_enable/clk_disable_unprepare. |
| Date | 2017-08-04 09:40 +0200 |
| Message-ID | <uaFnb-42L-7@gated-at.bofh.it> (permalink) |
| References | <u9DGN-3pR-3@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Tue, 1 Aug 2017 17:05:08 +0530 Arvind Yadav <arvind.yadav.cs@gmail.com> wrote: > clk_prepare_enable() can fail here and we must check its return value. > *_probe() can fail here and we must disable clock. > > Arvind Yadav (6): > [PATCH 1/6] mtd: nand: denali: Handle return value of clk_prepare_enable. > [PATCH 2/6] mtd: oxnas_nand: Handle clk_prepare_enable/clk_disable_unprepare. > [PATCH 3/6] mtd: nand: lpc32xx_slc: Handle return value of clk_prepare_enable. > [PATCH 4/6] mtd: nand: vf610_nfc: Handle return value of clk_prepare_enable. > [PATCH 5/6] mtd: nand: lpc32xx_mlc: Handle return value of clk_prepare_enable. > [PATCH 6/6] mtd: st_spi_fsm: Handle clk_prepare_enable/clk_disable_unprepare. Applied everything except patch 4. Thanks, Boris > > drivers/mtd/devices/st_spi_fsm.c | 20 ++++++++++++-------- > drivers/mtd/nand/denali_dt.c | 4 +++- > drivers/mtd/nand/lpc32xx_mlc.c | 9 +++++++-- > drivers/mtd/nand/lpc32xx_slc.c | 9 +++++++-- > drivers/mtd/nand/oxnas_nand.c | 25 ++++++++++++++++++------- > drivers/mtd/nand/vf610_nfc.c | 5 ++++- > 6 files changed, 51 insertions(+), 21 deletions(-) >
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH 0/6] Handle clk_prepare_enable/clk_disable_unprepare. Arvind Yadav <arvind.yadav.cs@gmail.com> - 2017-08-01 13:40 +0200 [PATCH 1/6] mtd: nand: denali: Handle return value of clk_prepare_enable. Arvind Yadav <arvind.yadav.cs@gmail.com> - 2017-08-01 13:40 +0200 Re: [PATCH 0/6] Handle clk_prepare_enable/clk_disable_unprepare. Boris Brezillon <boris.brezillon@free-electrons.com> - 2017-08-04 09:40 +0200
csiph-web