Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1702508
| From | Sinan Kaya <okaya@codeaurora.org> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH V7 1/3] PCI: limit FLR wait time to 100ms maximum |
| Date | 2017-08-02 23:30 +0200 |
| Message-ID | <ua9nl-719-51@gated-at.bofh.it> (permalink) |
| References | <ua7lv-5EM-9@gated-at.bofh.it> <ua8rh-6nd-25@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On 8/2/2017 4:27 PM, Bjorn Helgaas wrote:
> On Wed, Aug 02, 2017 at 03:15:15PM -0400, Sinan Kaya wrote:
> My hypothesis was that CRS isn't useful on VFs because of sec 2.2.2
> says "FLR ... does not affect its existence in PCI Configuration
> Space". But I think that hypothesis is wrong because sec 3.3.3.1
> does talk about a VF returning CRS.
>
hmm, good catch. I'll drop the first patch.
> The SR-IOV spec (sec 3.4.1.1) says a VF's Vendor ID is read-only
> 0xffff. But I expect CRS visibility (PCIe r3.1, sec 2.3.2) would work
> normally and return a Vendor ID of 0x0001 to indicate CRS for a VF.
>
> Of course, not all Root Ports support CRS software visibility, so
> whatever we do has to work when it's absent.
How about a mixture of old code and new code as follows?
static void pci_flr_wait(struct pci_dev *dev)
{
u32 id;
bool ret = false;
int i = 0;
if (CRS supported) {
/* don't touch the HW before waiting 100ms */
msleep(100);
ret = pci_bus_read_dev_vendor_id(dev->bus, dev->devfn, &id, 60000);
if (ret)
return;
}
do {
msleep(100);
pci_read_config_dword(dev, PCI_COMMAND, &id);
} while (i++ < 10 && id == ~0);
if (id == ~0)
dev_warn(&dev->dev, "Failed to return from FLR\n");
else if (i > 1)
dev_info(&dev->dev, "Required additional %dms to return from FLR\n",
(i - 1) * 100);
}
--
Sinan Kaya
Qualcomm Datacenter Technologies, Inc. as an affiliate of Qualcomm Technologies, Inc.
Qualcomm Technologies, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project.
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH V7 1/3] PCI: limit FLR wait time to 100ms maximum Sinan Kaya <okaya@codeaurora.org> - 2017-08-02 21:20 +0200
[PATCH V7 2/3] PCI: handle CRS returned by device after FLR Sinan Kaya <okaya@codeaurora.org> - 2017-08-02 21:20 +0200
[PATCH V7 3/3] PCI: display not responding message while device is unreachable Sinan Kaya <okaya@codeaurora.org> - 2017-08-02 21:20 +0200
Re: [PATCH V7 1/3] PCI: limit FLR wait time to 100ms maximum Bjorn Helgaas <helgaas@kernel.org> - 2017-08-02 22:30 +0200
Re: [PATCH V7 1/3] PCI: limit FLR wait time to 100ms maximum Sinan Kaya <okaya@codeaurora.org> - 2017-08-02 22:40 +0200
Re: [PATCH V7 1/3] PCI: limit FLR wait time to 100ms maximum Sinan Kaya <okaya@codeaurora.org> - 2017-08-02 23:30 +0200
csiph-web