Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1701268
| From | Suman Anna <s-anna@ti.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH 2/2] iommu/omap: Use DMA-API for performing cache flushes |
| Date | 2017-08-01 19:40 +0200 |
| Message-ID | <u9Jjc-6XQ-17@gated-at.bofh.it> (permalink) |
| References | <u8kmR-er-15@gated-at.bofh.it> <u8kmR-er-13@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On 07/28/2017 03:49 PM, Josue Albarran wrote: > The OMAP IOMMU driver was using ARM assembly code directly for > flushing the MMU page table entries from the caches. This caused > MMU faults on OMAP4 (Cortex-A9 based SoCs) as L2 caches were not > handled due to the presence of a PL310 L2 Cache Controller. These > faults were however not seen on OMAP5/DRA7 SoCs (Cortex-A15 based > SoCs). > > The OMAP IOMMU driver is adapted to use the DMA Streaming API > instead now to flush the page table/directory table entries from > the CPU caches. This ensures that the devices always see the > updated page table entries. The outer caches are now addressed > automatically with the usage of the DMA API. > > Signed-off-by: Josue Albarran <j-albarran@ti.com> Thanks for fixing this, Acked-by: Suman Anna <s-anna@ti.com> [snip]
Back to linux.kernel | Previous | Next | Find similar | Unroll thread
Re: [PATCH 2/2] iommu/omap: Use DMA-API for performing cache flushes Suman Anna <s-anna@ti.com> - 2017-08-01 19:40 +0200
csiph-web