Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1701148

Re: [PATCH v7 05/15] irqchip: New RISC-V PLIC Driver

Show all headers | View raw

On 07/31/2017 05:59 PM, Palmer Dabbelt wrote:
>  drivers/irqchip/Kconfig          |  13 ++
>  drivers/irqchip/Makefile         |   1 +
>  drivers/irqchip/irq-riscv-plic.c | 370 +++++++++++++++++++++++++++++++++++++++
>  3 files changed, 384 insertions(+)
>  create mode 100644 drivers/irqchip/irq-riscv-plic.c
> 
> diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig
> index 7923d3fa8fae..ae5e27f090ec 100644
> --- a/drivers/irqchip/Kconfig
> +++ b/drivers/irqchip/Kconfig
> @@ -307,6 +307,19 @@ config QCOM_IRQ_COMBINER
>  	  Say yes here to add support for the IRQ combiner devices embedded
>  	  in Qualcomm Technologies chips.
>  
> +config RISCV_PLIC
> +        bool "Platform-Level Interrupt Controller"
> +	depends on RISCV
> +        default y
> +        help
> +	   This enables support for the PLIC chip found in standard RISC-V
> +	   systems.  The PLIC controls devices interrupts and connects them to
> +	   each core's local interrupt controller.  Aside from timer and
> +	   software interrupts, all other interrupt sources (MSI, GPIO, etc)
> +	   are subordinate to the PLIC.
> +
> +	   If you don't know what to do here, say Y.
> +
Please use tabs instead of spaces for indenting ("help", "default y", and "bool...").

-- 
~Randy

Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread

Thread

[PATCH v7 05/15] irqchip: New RISC-V PLIC Driver Palmer Dabbelt <palmer@dabbelt.com> - 2017-08-01 03:10 +0200
  Re: [PATCH v7 05/15] irqchip: New RISC-V PLIC Driver Andy Shevchenko <andriy.shevchenko@linux.intel.com> - 2017-08-01 15:40 +0200
  Re: [PATCH v7 05/15] irqchip: New RISC-V PLIC Driver Randy Dunlap <rdunlap@infradead.org> - 2017-08-01 17:30 +0200
  Re: [patches] [PATCH v7 05/15] irqchip: New RISC-V PLIC Driver Jonathan Neuschäfer <j.neuschaefer@gmx.net> - 2017-08-04 00:30 +0200

csiph-web