Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1697137
| From | Peter Zijlstra <peterz@infradead.org> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v6] x86/mm: Improve TLB flush documentation |
| Date | 2017-07-26 16:10 +0200 |
| Message-ID | <u7vaG-1ke-21@gated-at.bofh.it> (permalink) |
| References | <u78QN-3RN-9@gated-at.bofh.it> <u79jQ-420-19@gated-at.bofh.it> <u7v10-11L-27@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Wed, Jul 26, 2017 at 06:52:06AM -0700, Andy Lutomirski wrote: > On Tue, Jul 25, 2017 at 7:44 AM, Peter Zijlstra <peterz@infradead.org> wrote: > > On Tue, Jul 25, 2017 at 07:10:44AM -0700, Andy Lutomirski wrote: > >> Improve comments as requested by PeterZ and also add some > >> documentation at the top of the file. > >> > >> This adds and removes some smp_mb__after_atomic() calls to make the > >> code correct even in the absence of x86's extra-strong atomics. > > > > The main point being that this better documents on which specific > > ordering we rely. > > Indeed. > > >> /* > >> + * Start remote flushes and then read tlb_gen. As > >> + * above, the barrier synchronizes with > >> + * inc_mm_tlb_gen() like this: > >> + * > >> + * switch_mm_irqs_off(): flush request: > >> + * cpumask_set_cpu(...); inc_mm_tlb_gen(); > >> + * MB MB > >> + * atomic64_read(.tlb_gen); flush_tlb_others(mm_cpumask()); > >> */ > >> cpumask_set_cpu(cpu, mm_cpumask(next)); > >> + smp_mb__after_atomic(); > >> next_tlb_gen = atomic64_read(&next->context.tlb_gen); > >> > >> choose_new_asid(next, next_tlb_gen, &new_asid, &need_flush); > > > > Arguably one could make a helper function of those few lines, not sure > > it makes sense, but this duplication seems wasteful. > > > > So we either see the increment or the CPU set, but can not have neither. > > > > Should not arch_tlbbatch_add_mm() also have this same comment? It too > > seems to increment and then read the mask. > > Hmm. There's already this comment in inc_mm_tlb_gen(): > > /* > * Bump the generation count. This also serves as a full barrier > * that synchronizes with switch_mm(): callers are required to order > * their read of mm_cpumask after their writes to the paging > * structures. > */ > > is that not adequate? Yeah, I suppose so. Thanks!
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH v6] x86/mm: Improve TLB flush documentation Andy Lutomirski <luto@kernel.org> - 2017-07-25 16:20 +0200
Re: [PATCH v6] x86/mm: Improve TLB flush documentation Peter Zijlstra <peterz@infradead.org> - 2017-07-25 16:50 +0200
Re: [PATCH v6] x86/mm: Improve TLB flush documentation Andy Lutomirski <luto@kernel.org> - 2017-07-26 16:00 +0200
Re: [PATCH v6] x86/mm: Improve TLB flush documentation Peter Zijlstra <peterz@infradead.org> - 2017-07-26 16:10 +0200
csiph-web