Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1626007

[PATCH 1/3] usb: dwc2: Define PCGCCTL1 register in hw.h

From Razmik Karapetyan <Razmik.Karapetyan@synopsys.com>
Newsgroups linux.kernel
Subject [PATCH 1/3] usb: dwc2: Define PCGCCTL1 register in hw.h
Date 2017-04-19 12:50 +0200
Message-ID <txVln-2o9-1@gated-at.bofh.it> (permalink)
Organization linux.* mail to news gateway

Show all headers | View raw


PCGCCTL1 (Power and Clock Control) register will be used
for controlling the core`s active clock gating feature.

Signed-off-by: Razmik Karapetyan <razmik@synopsys.com>
---
 drivers/usb/dwc2/hw.h | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/drivers/usb/dwc2/hw.h b/drivers/usb/dwc2/hw.h
index 4592012..b726701 100644
--- a/drivers/usb/dwc2/hw.h
+++ b/drivers/usb/dwc2/hw.h
@@ -643,6 +643,10 @@
 #define PCGCTL_GATEHCLK			BIT(1)
 #define PCGCTL_STOPPCLK			BIT(0)
 
+#define PCGCCTL1                        HSOTG_REG(0xe04)
+#define PCGCCTL1_TIMER                  (0x3 << 1)
+#define PCGCCTL1_GATEEN                 BIT(0)
+
 #define EPFIFO(_a)			HSOTG_REG(0x1000 + ((_a) * 0x1000))
 
 /* Host Mode Registers */
-- 
2.7.4

Back to linux.kernel | Previous | Next | Find similar | Unroll thread


Thread

[PATCH 1/3] usb: dwc2: Define PCGCCTL1 register in hw.h Razmik Karapetyan <Razmik.Karapetyan@synopsys.com> - 2017-04-19 12:50 +0200

csiph-web