Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1613919

[PATCH v13 10/12] drm/mediatek: add non-continuous clock mode and EOT packet control

From YT Shen <yt.shen@mediatek.com>
Newsgroups linux.kernel
Subject [PATCH v13 10/12] drm/mediatek: add non-continuous clock mode and EOT packet control
Date 2017-03-31 13:40 +0200
Message-ID <tr34m-40O-31@gated-at.bofh.it> (permalink)
References <tr34l-40O-3@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw


This patch will update dsi clock control method.
1. dsi non-continue clock mode will enhance antistatic effect for panel
2. EOT packet control will judge whether dsi send end of packet or not
by customize

Signed-off-by: shaoming chen <shaoming.chen@mediatek.com>
Signed-off-by: YT Shen <yt.shen@mediatek.com>
Acked-by: CK Hu <ck.hu@mediatek.com>
---
 drivers/gpu/drm/mediatek/mtk_dsi.c | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/drivers/gpu/drm/mediatek/mtk_dsi.c b/drivers/gpu/drm/mediatek/mtk_dsi.c
index 2e2cc3a..09528e2 100644
--- a/drivers/gpu/drm/mediatek/mtk_dsi.c
+++ b/drivers/gpu/drm/mediatek/mtk_dsi.c
@@ -431,6 +431,9 @@ static void mtk_dsi_rxtx_control(struct mtk_dsi *dsi)
 		break;
 	}
 
+	tmp_reg |= (dsi->mode_flags & MIPI_DSI_CLOCK_NON_CONTINUOUS) << 6;
+	tmp_reg |= (dsi->mode_flags & MIPI_DSI_MODE_EOT_PACKET) >> 3;
+
 	writel(tmp_reg, dsi->regs + DSI_TXRX_CTRL);
 }
 
-- 
1.9.1

Back to linux.kernel | Previous | NextPrevious in thread | Next in thread | Find similar | Unroll thread


Thread

[PATCH v13 00/12] MT2701 DRM support YT Shen <yt.shen@mediatek.com> - 2017-03-31 13:40 +0200
  [PATCH v13 10/12] drm/mediatek: add non-continuous clock mode and EOT packet control YT Shen <yt.shen@mediatek.com> - 2017-03-31 13:40 +0200
  [PATCH v13 12/12] drm/mediatek: add support for Mediatek SoC MT2701 YT Shen <yt.shen@mediatek.com> - 2017-03-31 13:40 +0200
  [PATCH v13 11/12] drm/mediatek: update DSI sub driver flow for sending commands to panel YT Shen <yt.shen@mediatek.com> - 2017-03-31 13:40 +0200

csiph-web