Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1613074
| From | Andrew Lunn <andrew@lunn.ch> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH net-next 2/9] net: dsa: mv88e6xxx: use 4-bit port for PVT data |
| Date | 2017-03-30 15:40 +0200 |
| Message-ID | <tqIsW-70Q-35@gated-at.bofh.it> (permalink) |
| References | <tqsxQ-3KK-7@gated-at.bofh.it> <tqsxR-3KK-37@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Wed, Mar 29, 2017 at 04:30:13PM -0400, Vivien Didelot wrote:
> The Cross-chip Port Based VLAN Table (PVT) supports two indexing modes,
> one using 5-bit for device and 4-bit for port, the other using 4-bit for
> device and 5-bit for port, configured via the Global 2 Misc register.
>
> Only 4 bits for the source port are needed when interconnecting 88E6xxx
> switch devices since they all support less than 16 physical ports. The
> full 5 bits are needed when interconnecting a device with 98DXxxx switch
> devices since they support more than 16 physical ports.
>
> Add a mv88e6xxx_pvt_setup helper to set the 4-bit port PVT mode, which
> will be extended later to also initialize the PVT content.
>
> Signed-off-by: Vivien Didelot <vivien.didelot@savoirfairelinux.com>
Reviewed-by: Andrew Lunn <andrew@lunn.ch>
Andrew
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH net-next 0/9] net: dsa: mv88e6xxx: program cross-chip bridging Vivien Didelot <vivien.didelot@savoirfairelinux.com> - 2017-03-29 22:40 +0200
[PATCH net-next 1/9] net: dsa: mv88e6xxx: move PVT description in info Vivien Didelot <vivien.didelot@savoirfairelinux.com> - 2017-03-29 22:40 +0200
Re: [PATCH net-next 1/9] net: dsa: mv88e6xxx: move PVT description in info Andrew Lunn <andrew@lunn.ch> - 2017-03-30 15:40 +0200
[PATCH net-next 9/9] net: dsa: mv88e6xxx: add cross-chip bridging Vivien Didelot <vivien.didelot@savoirfairelinux.com> - 2017-03-29 22:40 +0200
[PATCH net-next 3/9] net: dsa: mv88e6xxx: program the PVT with all ones Vivien Didelot <vivien.didelot@savoirfairelinux.com> - 2017-03-29 22:40 +0200
Re: [PATCH net-next 3/9] net: dsa: mv88e6xxx: program the PVT with all ones Andrew Lunn <andrew@lunn.ch> - 2017-03-30 15:50 +0200
Re: [PATCH net-next 3/9] net: dsa: mv88e6xxx: program the PVT with all ones Vivien Didelot <vivien.didelot@savoirfairelinux.com> - 2017-03-30 16:20 +0200
[PATCH net-next 6/9] net: dsa: mv88e6xxx: factorize in-chip bridge map Vivien Didelot <vivien.didelot@savoirfairelinux.com> - 2017-03-29 22:40 +0200
Re: [PATCH net-next 6/9] net: dsa: mv88e6xxx: factorize in-chip bridge map Andrew Lunn <andrew@lunn.ch> - 2017-03-30 16:10 +0200
[PATCH net-next 2/9] net: dsa: mv88e6xxx: use 4-bit port for PVT data Vivien Didelot <vivien.didelot@savoirfairelinux.com> - 2017-03-29 22:40 +0200
Re: [PATCH net-next 2/9] net: dsa: mv88e6xxx: use 4-bit port for PVT data Andrew Lunn <andrew@lunn.ch> - 2017-03-30 15:40 +0200
csiph-web