Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1609507
| Path | csiph.com!aioe.org!bofh.it!news.nic.it!robomod |
|---|---|
| From | Anurup M <anurupvasu@gmail.com> |
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v6 07/11] drivers: perf: hisi: Add support for Hisilicon SoC event counters |
| Date | Mon, 27 Mar 2017 08:40:01 +0200 |
| Message-ID | <tpwtP-3Lz-9@gated-at.bofh.it> (permalink) |
| References | <tjmdQ-87B-9@gated-at.bofh.it> <tnviy-5Yp-25@gated-at.bofh.it> <touu5-8u8-13@gated-at.bofh.it> <tow2S-10z-21@gated-at.bofh.it> |
| Dkim-Signature | v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=subject:to:references:cc:from:message-id:date:user-agent :mime-version:in-reply-to:content-transfer-encoding; bh=FDWSONqzf9EM/lpGqjbpytUVYQXJavRsNbHmxkzJ8ww=; b=C25sveZxwB9Sas5NvJpKz/eMQK0Ua41rp1X+m+YLKKpfpK4C+mij555rA+BtCzIn7r 3RVOL8FTkJ+27fz9Ks68Z/cKKF1J1rDz5WpS51v9wfx2SFsoSojxIg3C4WnCxkknZ7tZ RzU1m1+g1Erv2z+mcKKyxxN0xgUDKfhzpeLd1TQ3O3WBOV97RyH+pmeAlmnT/Kql9wVJ v1Isy1iE3JGkf5shwTb5fHxvP7tCjcDEXHyzZNb+3IWSZ4nYqGQshy+oBEalvtZqis1d Uv/cI4Zcltm2WVuWNicw7ZKU9N688U3hY8HheP5fkPGfHVSZddLLV9fk0xve64avLtm6 t4NA== |
| X-Google-Dkim-Signature | v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:references:cc:from:message-id:date :user-agent:mime-version:in-reply-to:content-transfer-encoding; bh=FDWSONqzf9EM/lpGqjbpytUVYQXJavRsNbHmxkzJ8ww=; b=sQvaOi3IjaQwG6GFACSpODAOmmFrQkPVO6aOJzMLr6lfynuhcggdWSYwnLijR4fgBV ATAssDlDTQwR1LXa7NdKeKFmd8lPVAQ5wPG+8LQ5tVYf8UQgeJeNHCNOedyfhvtgjbYF ekufKV8B5sqnnqXdr/9Cds1gp1NuJqD2nWYxb3RVw3aVK0kwLBGciMhaPsNKOWXurexR fZFXdvEFE5+tIxo5ZSCUqWjvAtcYFC/VFXc+60X89zO88KohzKut1bftO6bWeZZ6Wi9r ID/Kxk03mR/jjSwBjCLsmh+XoRoPf+/2wOCBLtVOW9dbzzypYgjbL/yP1JS0Ab0CYH+7 gR6Q== |
| X-Gm-Message-State | AFeK/H0C9zPqvhu7fiZhWPYq/WHZ/vrcGFB3nMxKXfi/x4O7LjV0Mi39jQaVz+SoaGnGuw== |
| X-Received | by 10.99.169.17 with SMTP id u17mr22325191pge.191.1490596452748; Sun, 26 Mar 2017 23:34:12 -0700 (PDT) |
| User-Agent | Mozilla/5.0 (X11; Linux x86_64; rv:38.0) Gecko/20100101 Thunderbird/38.5.1 |
| MIME-Version | 1.0 |
| Content-Type | text/plain; charset=windows-1252; format=flowed |
| Content-Transfer-Encoding | 7bit |
| Sender | robomod@news.nic.it |
| List-ID | <linux-kernel.vger.kernel.org> |
| X-Mailing-List | linux-kernel@vger.kernel.org |
| Approved | robomod@news.nic.it |
| Lines | 57 |
| Organization | linux.* mail to news gateway |
| X-Original-Cc | will.deacon@arm.com, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, anurup.m@huawei.com, zhangshaokun@hisilicon.com, tanxiaojun@huawei.com, xuwei5@hisilicon.com, sanil.kumar@hisilicon.com, john.garry@huawei.com, gabriele.paoloni@huawei.com, shiju.jose@huawei.com, huangdaode@hisilicon.com, linuxarm@huawei.com, dikshit.n@huawei.com, shyju.pv@huawei.com |
| X-Original-Date | Mon, 27 Mar 2017 12:04:06 +0530 |
| X-Original-Message-ID | <58D8B25E.90308@gmail.com> |
| X-Original-References | <1489127311-112778-1-git-send-email-anurup.m@huawei.com> <20170321165252.GA29116@leverpostej> <58D4F277.7080006@gmail.com> <20170324115707.GD22771@leverpostej> |
| X-Original-Sender | linux-kernel-owner@vger.kernel.org |
| Xref | csiph.com linux.kernel:1609507 |
Show key headers only | View raw
On Friday 24 March 2017 05:27 PM, Mark Rutland wrote:
>> +/* hip05/06 chips L3C bank identifier */
>> >+static u32 l3c_bankid_map_v1[MAX_BANKS] = {
>> >+ 0x02, 0x04, 0x01, 0x08,
>> >+};
>> >+
>> >+/* hip07 chip L3C bank identifier */
>> >+static u32 l3c_bankid_map_v2[MAX_BANKS] = {
>> >+ 0x01, 0x02, 0x03, 0x04,
>> >+};
>> >
>> >Is my approach OK? or can be improved?
> I think it would make more sense for this to be described in the DT.
Ok. Shall describe it in DT.
> [...]
>
>> I shall handle the error internally and propagate it until a void
>> >function (pmu->start, pmu->stop, pmu->del etc. are void).
>> >e.g. in the scenario pmu->add ---> pmu->start. If start fail,
>> >pmu->add cannot catch it and continues.
>> >the counter index could be cleared when pmu->del is called later.
>> >
>> >Is this fine? Any suggestion to handle it?
> Propagating it up to a void function, only to silently fail is not good.
>
> Given it seems this should only happen if there is a major HW problem,
> I'd be happier with a BUG_ON() in the djtag accessors.
Yes, it occur only when major HQ problem. I would add BUG_ON in djtag
and simplify callers.
> [...]
>
>>> > >In the absence of pmu::{enable,disable}, you must disallow groups, since
>>> > >their events will be enabled for different periods of time.
>> >
>> >For L3 cache and MN PMU, pmu::{enable,disable}is present. But in
>> >case of Hisilicon DDRC PMU,
>> >it is not available. It only support continuous counting. I shall
>> >disallow groups when adding support
>> >for DDRC PMU.
> Given this code does not currently support the DDRC, please simplify
> the coder to assume these callbacks always exist. We can alter it when
> DDRC support arrives.
Ok. Sure. Shall remove all similar checks added for DDRC in this file to
simplify.
Thanks,
Anurup
> Thanks,
> Mark.
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
Re: [PATCH v6 07/11] drivers: perf: hisi: Add support for Hisilicon SoC event counters Mark Rutland <mark.rutland@arm.com> - 2017-03-21 18:00 +0100
Re: [PATCH v6 07/11] drivers: perf: hisi: Add support for Hisilicon SoC event counters Anurup M <anurupvasu@gmail.com> - 2017-03-24 11:20 +0100
Re: [PATCH v6 07/11] drivers: perf: hisi: Add support for Hisilicon SoC event counters Mark Rutland <mark.rutland@arm.com> - 2017-03-24 13:00 +0100
Re: [PATCH v6 07/11] drivers: perf: hisi: Add support for Hisilicon SoC event counters Anurup M <anurupvasu@gmail.com> - 2017-03-27 08:40 +0200
Re: [PATCH v6 07/11] drivers: perf: hisi: Add support for Hisilicon SoC event counters Anurup M <anurupvasu@gmail.com> - 2017-03-30 11:50 +0200
Re: [PATCH v6 07/11] drivers: perf: hisi: Add support for Hisilicon SoC event counters Mark Rutland <mark.rutland@arm.com> - 2017-03-30 12:50 +0200
Re: [PATCH v6 07/11] drivers: perf: hisi: Add support for Hisilicon SoC event counters Anurup M <anurupvasu@gmail.com> - 2017-03-31 16:20 +0200
Re: [PATCH v6 07/11] drivers: perf: hisi: Add support for Hisilicon SoC event counters Mark Rutland <mark.rutland@arm.com> - 2017-03-31 16:30 +0200
Re: [PATCH v6 07/11] drivers: perf: hisi: Add support for Hisilicon SoC event counters Anurup M <anurupvasu@gmail.com> - 2017-03-31 17:10 +0200
csiph-web