Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1589603
| From | Florian Vaussard <florian.vaussard@gmail.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH 2/2] ARM: dts: socfpga: Add support for PMU |
| Date | 2017-02-28 17:30 +0100 |
| Message-ID | <tfSOZ-6Wr-21@gated-at.bofh.it> (permalink) |
| References | <tfSvD-6NI-11@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
The dual Cortex-A9 MPCore inside socfpga has a standard PMU unit for
each core mapped in the DAP memory space. Add support for it!
Tested with perf on a Cyclone 5 SoC DK.
Reported-by: Alberto Dassatti <alberto.dassatti@heig-vd.ch>
Signed-off-by: Florian Vaussard <florian.vaussard@heig-vd.ch>
Tested-by: Alberto Dassatti <alberto.dassatti@heig-vd.ch>
---
arch/arm/boot/dts/socfpga.dtsi | 9 +++++++++
1 file changed, 9 insertions(+)
diff --git a/arch/arm/boot/dts/socfpga.dtsi b/arch/arm/boot/dts/socfpga.dtsi
index 478047e..a892de9 100644
--- a/arch/arm/boot/dts/socfpga.dtsi
+++ b/arch/arm/boot/dts/socfpga.dtsi
@@ -52,6 +52,15 @@
};
};
+ pmu: pmu@ff111000 {
+ compatible = "arm,cortex-a9-pmu";
+ interrupt-parent = <&intc>;
+ interrupts = <0 176 4>, <0 177 4>;
+ interrupt-affinity = <&cpu0>, <&cpu1>;
+ reg = <0xff111000 0x1000>,
+ <0xff113000 0x1000>;
+ };
+
intc: intc@fffed000 {
compatible = "arm,cortex-a9-gic";
#interrupt-cells = <3>;
--
2.7.4
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH 0/2] ARM: dts: socfpga: Add support for PMU on Arria5/Cyclone5 Florian Vaussard <florian.vaussard@gmail.com> - 2017-02-28 17:30 +0100 [PATCH 2/2] ARM: dts: socfpga: Add support for PMU Florian Vaussard <florian.vaussard@gmail.com> - 2017-02-28 17:30 +0100 Re: [PATCH 0/2] ARM: dts: socfpga: Add support for PMU on Arria5/Cyclone5 Dinh Nguyen <dinguyen@kernel.org> - 2017-03-08 16:40 +0100
csiph-web