[PATCH v5 10/12] x86/xen: Bypass intr mode setup in enlighten_pv system

From	Dou Liyang <douly.fnst@cn.fujitsu.com>
Newsgroups	linux.kernel
Subject	[PATCH v5 10/12] x86/xen: Bypass intr mode setup in enlighten_pv system
Date	2017-06-30 06:10 +0200
Message-ID	<tXVpM-np-21@gated-at.bofh.it> (permalink)
References	<tXVpM-np-9@gated-at.bofh.it>
Organization	linux.* mail to news gateway

Show all headers | View raw

xen_smp_ops overwrites smp_prepare_cpus to xen_pv_smp_prepare_cpus
which initializes interrupt itself.

Touching the intr_mode_init causes unexpected results on the system.

Bypass it in enlighten_pv system.

Signed-off-by: Dou Liyang <douly.fnst@cn.fujitsu.com>
---
 arch/x86/xen/enlighten_pv.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/x86/xen/enlighten_pv.c b/arch/x86/xen/enlighten_pv.c
index f33eef4..d3362a3 100644
--- a/arch/x86/xen/enlighten_pv.c
+++ b/arch/x86/xen/enlighten_pv.c
@@ -1268,6 +1268,7 @@ asmlinkage __visible void __init xen_start_kernel(void)
 	x86_platform.get_nmi_reason = xen_get_nmi_reason;
 
 	x86_init.resources.memory_setup = xen_memory_setup;
+	x86_init.irqs.intr_mode_init	= x86_init_noop;
 	x86_init.oem.arch_setup = xen_arch_setup;
 	x86_init.oem.banner = xen_banner;
 
-- 
2.5.5

Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread

Thread

[PATCH v5 10/12] x86/xen: Bypass intr mode setup in enlighten_pv system Dou Liyang <douly.fnst@cn.fujitsu.com> - 2017-06-30 06:10 +0200
  Re: [PATCH v5 10/12] x86/xen: Bypass intr mode setup in enlighten_pv  system Thomas Gleixner <tglx@linutronix.de> - 2017-07-02 21:20 +0200
    Re: [PATCH v5 10/12] x86/xen: Bypass intr mode setup in enlighten_pv  system Dou Liyang <douly.fnst@cn.fujitsu.com> - 2017-07-03 06:00 +0200
      Re: [PATCH v5 10/12] x86/xen: Bypass intr mode setup in enlighten_pv  system Thomas Gleixner <tglx@linutronix.de> - 2017-07-03 09:00 +0200
        Re: [PATCH v5 10/12] x86/xen: Bypass intr mode setup in enlighten_pv  system Dou Liyang <douly.fnst@cn.fujitsu.com> - 2017-07-03 09:20 +0200

csiph-web