Re: [PATCH v3 2/3] drm/rockchip: dw_hdmi: introduce the VPLL clock setting

From	Rob Herring <robh@kernel.org>
Newsgroups	linux.kernel
Subject	Re: [PATCH v3 2/3] drm/rockchip: dw_hdmi: introduce the VPLL clock setting
Date	2017-06-14 17:40 +0200
Message-ID	<tSiyK-6WY-7@gated-at.bofh.it> (permalink)
References	<tQmn7-6YU-13@gated-at.bofh.it> <tQmn8-6YU-25@gated-at.bofh.it>
Organization	linux.* mail to news gateway

Show all headers | View raw

On Fri, Jun 09, 2017 at 03:10:41PM +0800, Mark Yao wrote:
> For RK3399 HDMI, there is an external clock need for HDMI PHY,
> and it should keep the same clock rate with VOP DCLK.
> 
> VPLL have supported the clock for HDMI PHY, but there is no
> clock divider bewteen VPLL and HDMI PHY. So we need to set the
> VPLL rate manually in HDMI driver.
> 
> Signed-off-by: Yakir Yang <ykk@rock-chips.com>
> Signed-off-by: Mark Yao <mark.yao@rock-chips.com>
> ---
> Changes in v3: none
> Changes in v2: describe vpll on Documentation.
> 
>  .../bindings/display/rockchip/dw_hdmi-rockchip.txt |  2 +-

Acked-by: Rob Herring <robh@kernel.org>

>  drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c        | 25 +++++++++++++++++++++-
>  2 files changed, 25 insertions(+), 2 deletions(-)

Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread

Thread

[PATCH v3 2/3] drm/rockchip: dw_hdmi: introduce the VPLL clock setting Mark Yao <mark.yao@rock-chips.com> - 2017-06-09 09:20 +0200
  Re: [PATCH v3 2/3] drm/rockchip: dw_hdmi: introduce the VPLL clock  setting Rob Herring <robh@kernel.org> - 2017-06-14 17:40 +0200

csiph-web