Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1662300
| Path | csiph.com!news.mixmin.net!aioe.org!news.servidellagleba.it!bofh.it!news.nic.it!robomod |
|---|---|
| From | Linus Walleij <linus.walleij@linaro.org> |
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v2 3/3] pinctrl: intel: Add Intel Cannon Lake PCH pin controller support |
| Date | Fri, 09 Jun 2017 13:10:02 +0200 |
| Message-ID | <tQpXI-LP-9@gated-at.bofh.it> (permalink) |
| References | <tPmyR-S4-9@gated-at.bofh.it> <tPmyS-S4-11@gated-at.bofh.it> |
| X-Original-To | Mika Westerberg <mika.westerberg@linux.intel.com> |
| Dkim-Signature | v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=2MgWVOzJyBomORQUxOOekmg4Us6pbfKvwblDW9p/jgI=; b=Y3tnAZPWq+1kBqR4j8PamYPV0tDKO0WVZE+2sgATyw6LU8tPD6BxHHImxPtiub+BF6 s6lDbtu6MQiNtflhT3o5g3Mq2wBOY71NvKk7ey8Gec3laBtuzNq9fVElDk8rT+AqupXj 5SojzxyzOUmuLIH1wa78zYsKcj7h7eC+To+1k= |
| X-Google-Dkim-Signature | v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=2MgWVOzJyBomORQUxOOekmg4Us6pbfKvwblDW9p/jgI=; b=hO0P3Cqqp6KsJYpbHQa9gs+yW4Dci+Xibi/n3XeihNlzjeTGUpfJhQWUHt8+2DG7eo ZXnifpgLbC09lKKdxbNWIlg4d0Y9VaC9Wr+cmrke99uGO02ilJJenWyx4pIwddyRHECJ a73ZJMW93AWRD2PPQSNdbZ92pHaNQFVc+VRvd6CGgwuYqYz1Xwbj2H7WFgGB59ih7dvI GjjlffArjzTmYbiJFvhwe9Ps/dOiSunDhJFreUVdGzJNrhEbftLVgdgdYtzj/91Y+DiZ rWGwceMP+3rWH92P+ae8kG/qemgtQFoRLkTWyoeDLHd6ecSoSVMyyQeWCm5i9WoVL4Nr beHQ== |
| X-Gm-Message-State | AODbwcANpwKqePim9IGtxTVWKyw4so7Jf7tF0nH2shhI5sQxVJ6XFPmy oTy0RdeJV8Ax9B3FPUHilIZiA+XLMnC8 |
| X-Received | by 10.107.186.133 with SMTP id k127mr43149287iof.83.1497006277778; Fri, 09 Jun 2017 04:04:37 -0700 (PDT) |
| MIME-Version | 1.0 |
| Content-Type | text/plain; charset="UTF-8" |
| Sender | robomod@news.nic.it |
| List-ID | <linux-kernel.vger.kernel.org> |
| X-Mailing-List | linux-kernel@vger.kernel.org |
| Approved | robomod@news.nic.it |
| Lines | 13 |
| Organization | linux.* mail to news gateway |
| X-Original-Cc | Heikki Krogerus <heikki.krogerus@linux.intel.com>, Andy Shevchenko <andriy.shevchenko@linux.intel.com>, "linux-gpio@vger.kernel.org" <linux-gpio@vger.kernel.org>, "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org> |
| X-Original-Date | Fri, 9 Jun 2017 13:04:36 +0200 |
| X-Original-Message-ID | <CACRpkdaW97oNekTRZkBc9A_b+tutqMMJ8FiQg9XBe=rW-mqxZQ@mail.gmail.com> |
| X-Original-References | <20170606131819.39845-1-mika.westerberg@linux.intel.com> <20170606131819.39845-4-mika.westerberg@linux.intel.com> |
| X-Original-Sender | linux-kernel-owner@vger.kernel.org |
| Xref | csiph.com linux.kernel:1662300 |
Show key headers only | View raw
On Tue, Jun 6, 2017 at 3:18 PM, Mika Westerberg <mika.westerberg@linux.intel.com> wrote: > This adds pinctrl/GPIO support for Intel Cannon Lake PCH. The Cannon > Lake PCH GPIO is based on newer version of the Intel GPIO hardware. > > Signed-off-by: Mika Westerberg <mika.westerberg@linux.intel.com> > Reviewed-by: Andy Shevchenko <andy.shevchenko@gmail.com> Patch applied. Yours, Linus Walleij
Back to linux.kernel | Previous | Next | Find similar | Unroll thread
Re: [PATCH v2 3/3] pinctrl: intel: Add Intel Cannon Lake PCH pin controller support Linus Walleij <linus.walleij@linaro.org> - 2017-06-09 13:10 +0200
csiph-web