Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1662798

[PATCH v13 2/6] doc: dt: document altera-passive-serial binding

Show all headers | View raw

Describe an altera-passive-serial devicetree entry, required features

Signed-off-by: Joshua Clayton <stillcompiling@gmail.com>
Acked-by: Rob Herring <robh@kernel.org>
---
 .../bindings/fpga/altera-passive-serial.txt        | 29 ++++++++++++++++++++++
 1 file changed, 29 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/fpga/altera-passive-serial.txt

diff --git a/Documentation/devicetree/bindings/fpga/altera-passive-serial.txt b/Documentation/devicetree/bindings/fpga/altera-passive-serial.txt
new file mode 100644
index 000000000000..48478bc07e29
--- /dev/null
+++ b/Documentation/devicetree/bindings/fpga/altera-passive-serial.txt
@@ -0,0 +1,29 @@
+Altera Passive Serial SPI FPGA Manager
+
+Altera FPGAs support a method of loading the bitstream over what is
+referred to as "passive serial".
+The passive serial link is not technically SPI, and might require extra
+circuits in order to play nicely with other SPI slaves on the same bus.
+
+See https://www.altera.com/literature/hb/cyc/cyc_c51013.pdf
+
+Required properties:
+- compatible: Must be one of the following:
+	"altr,fpga-passive-serial",
+	"altr,fpga-arria10-passive-serial"
+- reg: SPI chip select of the FPGA
+- nconfig-gpios: config pin (referred to as nCONFIG in the manual)
+- nstat-gpios: status pin (referred to as nSTATUS in the manual)
+
+Optional properties:
+- confd-gpios: confd pin (referred to as CONF_DONE in the manual)
+
+Example:
+	fpga: fpga@0 {
+		compatible = "altr,fpga-passive-serial";
+		spi-max-frequency = <20000000>;
+		reg = <0>;
+		nconfig-gpios = <&gpio4 9 GPIO_ACTIVE_LOW>;
+		nstat-gpios = <&gpio4 11 GPIO_ACTIVE_LOW>;
+		confd-gpios = <&gpio4 12 GPIO_ACTIVE_LOW>;
+	};
-- 
2.11.0

Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread

Thread

[PATCH v13 1/6] fpga: Add flag to indicate SPI bitstream is bit-reversed Joshua Clayton <stillcompiling@gmail.com> - 2017-06-10 00:40 +0200
  [PATCH v13 2/6] doc: dt: document altera-passive-serial binding Joshua Clayton <stillcompiling@gmail.com> - 2017-06-10 00:50 +0200
  [PATCH v13 5/6] lib: add bitrev8x4() Joshua Clayton <stillcompiling@gmail.com> - 2017-06-10 00:50 +0200
  [PATCH v13 6/6] fpga-manager: altera-ps-spi: use bitrev8x4 Joshua Clayton <stillcompiling@gmail.com> - 2017-06-10 00:50 +0200
  [PATCH v13 4/6] ARM: dts: imx6q-evi: support altera-ps-spi Joshua Clayton <stillcompiling@gmail.com> - 2017-06-10 00:50 +0200
  [PATCH v13 3/6] fpga manager: Add altera-ps-spi driver for Altera FPGAs Joshua Clayton <stillcompiling@gmail.com> - 2017-06-10 00:50 +0200

csiph-web