Re: [PATCH v7 0/3] Cavium ThunderX2 SMMUv3 errata workarounds

From	"Rafael J. Wysocki" <rafael@kernel.org>
Newsgroups	linux.kernel
Subject	Re: [PATCH v7 0/3] Cavium ThunderX2 SMMUv3 errata workarounds
Date	2017-06-08 19:20 +0200
Message-ID	<tQ9ge-76r-5@gated-at.bofh.it> (permalink)
References	<tPkx3-7Uz-13@gated-at.bofh.it> <tQ8Dx-6E7-33@gated-at.bofh.it>
Organization	linux.* mail to news gateway

Show all headers | View raw

On Thu, Jun 8, 2017 at 6:32 PM, Lorenzo Pieralisi
<lorenzo.pieralisi@arm.com> wrote:
> On Tue, May 30, 2017 at 05:33:38PM +0530, Geetha sowjanya wrote:
>> Cavium ThunderX2 SMMUv3 implementation has two Silicon Erratas.
>> 1. Errata ID #74
>>    SMMU register alias Page 1 is not implemented
>> 2. Errata ID #126
>>    SMMU doesnt support unique IRQ lines and also MSI for gerror,
>>    eventq and cmdq-sync
>>
>> The following patchset does software workaround for these two erratas.
>>
>> This series is based on patchset.
>> https://www.spinics.net/lists/arm-kernel/msg578443.html
>
> Yes so it is not standalone. How are we going to merge these
> ACPI IORT/ACPICA/SMMU patches - inclusive of:
>
> [1] https://www.spinics.net/lists/arm-kernel/msg586458.html
>
> Rafael, do ACPICA patches go upstream via the ACPI tree pull request ?

Not as a rule.

> To remove dependency on ACPICA changes this series needs updating
> anyway and for [1] above I think the only solution is for all the
> patches to go via the ACPI tree (if ACPICA updates go upstream with it).

I think we may ask Lv to backport the header changes once they have
been merged into Linux.

Lv, would that work?

Thanks,
Rafael

Thread

Re: [PATCH v7 0/3] Cavium ThunderX2 SMMUv3 errata workarounds Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> - 2017-06-08 18:40 +0200
  Re: [PATCH v7 0/3] Cavium ThunderX2 SMMUv3 errata workarounds "Rafael J. Wysocki" <rafael@kernel.org> - 2017-06-08 19:20 +0200
    Re: [PATCH v7 0/3] Cavium ThunderX2 SMMUv3 errata workarounds Robin Murphy <robin.murphy@arm.com> - 2017-06-08 19:30 +0200
    Re: [PATCH v7 0/3] Cavium ThunderX2 SMMUv3 errata workarounds Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> - 2017-06-13 14:00 +0200

csiph-web