Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1658760

[PATCH v2 0/3] pinctrl: Add support for Intel Cannon Lake PCH

Show all headers | View raw

Hi,

This series adds support for the pinctrl and GPIO hardware found on the
next generation Intel Cannon Lake CPUs. We also update the Intel core
pinctrl driver with a concept of hardware pad groups that are needed by the
new driver and make it possible to specify mode per pin instead of the
whole group.

Changes from v1:

  - Instead of padown_fixed we will have gpp_num_padown_regs that is used
    directly if filled in.
  - Added Reviewed-by from Andy

Mika Westerberg (3):
  pinctrl: intel: Add support for variable size pad groups
  pinctrl: intel: Make it possible to specify mode per pin in a group
  pinctrl: intel: Add Intel Cannon Lake PCH pin controller support

 drivers/pinctrl/intel/Kconfig                |   8 +
 drivers/pinctrl/intel/Makefile               |   1 +
 drivers/pinctrl/intel/pinctrl-cannonlake.c   | 442 +++++++++++++++++++++++++++
 drivers/pinctrl/intel/pinctrl-intel.c        | 200 ++++++++----
 drivers/pinctrl/intel/pinctrl-intel.h        |  65 +++-
 drivers/pinctrl/intel/pinctrl-sunrisepoint.c |   1 +
 6 files changed, 653 insertions(+), 64 deletions(-)
 create mode 100644 drivers/pinctrl/intel/pinctrl-cannonlake.c

-- 
2.11.0

Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread

Thread

[PATCH v2 0/3] pinctrl: Add support for Intel Cannon Lake PCH Mika Westerberg <mika.westerberg@linux.intel.com> - 2017-06-06 15:20 +0200
  [PATCH v2 2/3] pinctrl: intel: Make it possible to specify mode per pin in a group Mika Westerberg <mika.westerberg@linux.intel.com> - 2017-06-06 15:20 +0200
  [PATCH v2 3/3] pinctrl: intel: Add Intel Cannon Lake PCH pin controller support Mika Westerberg <mika.westerberg@linux.intel.com> - 2017-06-06 15:20 +0200
  [PATCH v2 1/3] pinctrl: intel: Add support for variable size pad groups Mika Westerberg <mika.westerberg@linux.intel.com> - 2017-06-06 15:20 +0200

csiph-web