Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1649306

Re: [PATCH 2/3] ARM64: dts: Fix GXL periphs pinctrl pull-enable register base

From Jerome Brunet <jbrunet@baylibre.com>
Newsgroups linux.kernel
Subject Re: [PATCH 2/3] ARM64: dts: Fix GXL periphs pinctrl pull-enable register base
Date 2017-05-24 10:50 +0200
Message-ID <tKA9t-8rl-41@gated-at.bofh.it> (permalink)
References <tKiYV-4oq-7@gated-at.bofh.it> <tKiYX-4oq-39@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw


On Tue, 2017-05-23 at 16:21 +0200, Neil Armstrong wrote:
> The pull-enable register base was wrongly copied from the GXBB pinctrl node,
> but was not used yet.

Reviewed-by: Jerome Brunet <jbrunet@baylibre.com>

> 
> Fixes: fb0fe92294a9 ("ARM64: dts: meson-gxl: Add pinctrl nodes")
> Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
> ---
>  arch/arm64/boot/dts/amlogic/meson-gxl.dtsi | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi
> b/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi
> index 4871ce5..57fe1f5 100644
> --- a/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi
> +++ b/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi
> @@ -239,7 +239,7 @@
>  		gpio: bank@4b0 {
>  			reg = <0x0 0x004b0 0x0 0x28>,
>  			      <0x0 0x004e8 0x0 0x14>,
> -			      <0x0 0x00120 0x0 0x14>,
> +			      <0x0 0x00520 0x0 0x14>,
>  			      <0x0 0x00430 0x0 0x40>;
>  			reg-names = "mux", "pull", "pull-enable", "gpio";
>  			gpio-controller;

Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread


Thread

[PATCH 0/3] ARM64: dts: meson: GXBB and GXL pinctrl fixes Neil Armstrong <narmstrong@baylibre.com> - 2017-05-23 16:30 +0200
  [PATCH 2/3] ARM64: dts: Fix GXL periphs pinctrl pull-enable register base Neil Armstrong <narmstrong@baylibre.com> - 2017-05-23 16:30 +0200
    Re: [PATCH 2/3] ARM64: dts: Fix GXL periphs pinctrl pull-enable  register base Jerome Brunet <jbrunet@baylibre.com> - 2017-05-24 10:50 +0200

csiph-web