Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1643215
| From | Frank Wang <frank.wang@rock-chips.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH v2 1/4] arm: dts: rk322x: add some assigned-clocks |
| Date | 2017-05-17 12:20 +0200 |
| Message-ID | <tI4dI-1LO-37@gated-at.bofh.it> (permalink) |
| References | <tI4dH-1LO-15@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
From: Elaine Zhang <zhangqing@rock-chips.com>
Add CPLL, GPLL and some other assigned-clocks for rk322x SoC.
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Signed-off-by: Frank Wang <frank.wang@rock-chips.com>
---
arch/arm/boot/dts/rk322x.dtsi | 14 ++++++++++++--
1 file changed, 12 insertions(+), 2 deletions(-)
diff --git a/arch/arm/boot/dts/rk322x.dtsi b/arch/arm/boot/dts/rk322x.dtsi
index f7498b3..64368b0 100644
--- a/arch/arm/boot/dts/rk322x.dtsi
+++ b/arch/arm/boot/dts/rk322x.dtsi
@@ -346,8 +346,18 @@
rockchip,grf = <&grf>;
#clock-cells = <1>;
#reset-cells = <1>;
- assigned-clocks = <&cru PLL_GPLL>;
- assigned-clock-rates = <594000000>;
+ assigned-clocks =
+ <&cru PLL_GPLL>, <&cru ARMCLK>,
+ <&cru PLL_CPLL>, <&cru ACLK_PERI>,
+ <&cru HCLK_PERI>, <&cru PCLK_PERI>,
+ <&cru ACLK_CPU>, <&cru HCLK_CPU>,
+ <&cru PCLK_CPU>;
+ assigned-clock-rates =
+ <594000000>, <816000000>,
+ <500000000>, <150000000>,
+ <150000000>, <75000000>,
+ <150000000>, <150000000>,
+ <75000000>;
};
thermal-zones {
--
2.0.0
Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread
[PATCH v2 1/4] arm: dts: rk322x: add some assigned-clocks Frank Wang <frank.wang@rock-chips.com> - 2017-05-17 12:20 +0200 Re: [PATCH v2 1/4] arm: dts: rk322x: add some assigned-clocks Heiko Stuebner <heiko@sntech.de> - 2017-05-19 13:20 +0200
csiph-web