Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1633123
| From | Paul Cercueil <paul@crapouillou.net> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH v5 05/14] MIPS: ingenic: Enable pinctrl for all ingenic SoCs |
| Date | 2017-04-28 22:20 +0200 |
| Message-ID | <tBkwW-45D-15@gated-at.bofh.it> (permalink) |
| References | <trUBJ-5rN-41@gated-at.bofh.it> <tBkng-41r-9@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
There is a pinctrl driver for each of the Ingenic SoCs supported by the upstream Linux kernel. In order to switch away from the old GPIO platform code, we now enable the pinctrl drivers by default for the Ingenic SoCs. Signed-off-by: Paul Cercueil <paul@crapouillou.net> --- arch/mips/Kconfig | 1 + 1 file changed, 1 insertion(+) v2: No changes v3: No changes v4: No changes v5: No changes diff --git a/arch/mips/Kconfig b/arch/mips/Kconfig index e0bb576410bb..771995b75e0d 100644 --- a/arch/mips/Kconfig +++ b/arch/mips/Kconfig @@ -363,6 +363,7 @@ config MACH_INGENIC select SYS_SUPPORTS_ZBOOT_UART16550 select DMA_NONCOHERENT select IRQ_MIPS_CPU + select PINCTRL select GPIOLIB select COMMON_CLK select GENERIC_IRQ_CHIP -- 2.11.0
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH v4 00/14] Ingenic JZ4740 / JZ4780 pinctrl driver Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:10 +0200
[PATCH v5 02/14] dt/bindings: Document gpio-ingenic Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:10 +0200
Re: [PATCH v5 02/14] dt/bindings: Document gpio-ingenic Rob Herring <robh@kernel.org> - 2017-05-05 22:00 +0200
[PATCH v5 01/14] dt/bindings: Document pinctrl-ingenic Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:10 +0200
[PATCH v5 03/14] pinctrl: add a pinctrl driver for the Ingenic jz47xx SoCs Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:10 +0200
Re: [PATCH v5 03/14] pinctrl: add a pinctrl driver for the Ingenic jz47xx SoCs Paul Cercueil <paul@crapouillou.net> - 2017-05-03 11:20 +0200
Re: [PATCH v5 03/14] pinctrl: add a pinctrl driver for the Ingenic jz47xx SoCs Linus Walleij <linus.walleij@linaro.org> - 2017-05-11 13:10 +0200
[PATCH v5 07/14] MIPS: jz4780: DTS: Add nodes for ingenic pinctrl and gpio drivers Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:20 +0200
[PATCH v5 05/14] MIPS: ingenic: Enable pinctrl for all ingenic SoCs Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:20 +0200
Re: [PATCH v5 05/14] MIPS: ingenic: Enable pinctrl for all ingenic SoCs Linus Walleij <linus.walleij@linaro.org> - 2017-05-11 13:10 +0200
[PATCH v5 12/14] fbdev: jz4740-fb: Let the pinctrl driver configure the pins Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:20 +0200
[PATCH v5 14/14] MIPS: jz4740: Remove custom GPIO code Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:20 +0200
[PATCH v5 08/14] MIPS: JZ4740: Qi LB60: Add pinctrl configuration for several drivers Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:20 +0200
[PATCH v5 13/14] pwm: jz4740: Let the pinctrl driver configure the pins Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:20 +0200
[PATCH v5 09/14] MIPS: JZ4780: CI20: Add pinctrl configuration for several drivers Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:20 +0200
[PATCH v5 10/14] mmc: jz4740: Let the pinctrl driver configure the pins Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:20 +0200
[PATCH v5 11/14] mtd: nand: jz4740: Let the pinctrl driver configure the pins Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:20 +0200
[PATCH v5 04/14] GPIO: Add gpio-ingenic driver Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:20 +0200
Re: [PATCH v5 04/14] GPIO: Add gpio-ingenic driver Paul Cercueil <paul@crapouillou.net> - 2017-05-08 00:10 +0200
Re: [PATCH v5 04/14] GPIO: Add gpio-ingenic driver Linus Walleij <linus.walleij@linaro.org> - 2017-05-11 13:10 +0200
[PATCH v5 06/14] MIPS: jz4740: DTS: Add nodes for ingenic pinctrl and gpio drivers Paul Cercueil <paul@crapouillou.net> - 2017-04-28 22:20 +0200
csiph-web