Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1575263

Re: [RESEND PATCH 0/1] add multiple clock handling for dwc2 driver

Show all headers | View raw

Hi Frank,

Am Montag, 6. Februar 2017, 09:40:35 CET schrieb Frank Wang:
> On 2017/2/5 17:41, Heiko Stuebner wrote:
> > Am Sonntag, 5. Februar 2017, 10:51:00 CET schrieb Frank Wang:
> >> The original posting on Jan 19th have not received any responses, so I
> >> resend them.
> >> 
> >> The Current default dwc2 just handle one clock named otg, however, it may
> >> have two or more clock need to manage for some new SoCs(such as RK3328),
> >> so
> >> this adds change clk to clk's array of dwc2_hsotg to handle more clocks
> >> operation.
> > 
> > can you please give a bit more detail on the specific layout.
> > 
> > I guess you're talking about hclk_otg_pmu, right? What component does it
> > supply, because I didn't find anything in the partial TRM in the PMU
> > section relating to the "otg".
> 
> Yes, it is hclk_otg_pmu.
> 
> The rock-chip hclk_otg_pmu is an input clock for dwc2 PMU module which
> named pmu_hclk in chapter 2.4 of dwc otg databook v3.10.

ok great, on establishing that this is a actual part of the IP block.

I'm going to comment on the actual code change in a minute, so see you over 
there :-)

Heiko

Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread

Thread

[RESEND PATCH 0/1] add multiple clock handling for dwc2 driver Frank Wang <frank.wang@rock-chips.com> - 2017-02-05 04:00 +0100
  [RESEND PATCH 1/1] usb: dwc2: add multiple clock handling Frank Wang <frank.wang@rock-chips.com> - 2017-02-05 04:00 +0100
    Re: [RESEND PATCH 1/1] usb: dwc2: add multiple clock handling Heiko Stuebner <heiko@sntech.de> - 2017-02-07 01:10 +0100
      Re: [RESEND PATCH 1/1] usb: dwc2: add multiple clock handling Frank Wang <frank.wang@rock-chips.com> - 2017-02-07 04:20 +0100
        Re: [RESEND PATCH 1/1] usb: dwc2: add multiple clock handling John Youn <John.Youn@synopsys.com> - 2017-02-07 11:00 +0100
  Re: [RESEND PATCH 0/1] add multiple clock handling for dwc2 driver Heiko Stuebner <heiko@sntech.de> - 2017-02-05 10:50 +0100
    Re: [RESEND PATCH 0/1] add multiple clock handling for dwc2 driver Frank Wang <frank.wang@rock-chips.com> - 2017-02-06 02:50 +0100
      Re: [RESEND PATCH 0/1] add multiple clock handling for dwc2 driver Heiko Stuebner <heiko@sntech.de> - 2017-02-07 01:00 +0100

csiph-web