Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1565870

Re: [RFC 1/4] irqchip, gicv3-its: Add device tree binding for hisilicon 161010801 erratum

From Mark Rutland <mark.rutland@arm.com>
Newsgroups linux.kernel
Subject Re: [RFC 1/4] irqchip, gicv3-its: Add device tree binding for hisilicon 161010801 erratum
Date 2017-01-24 15:00 +0100
Message-ID <t39ND-4ZI-3@gated-at.bofh.it> (permalink)
References <t39DY-4W7-27@gated-at.bofh.it> <t39DY-4W7-25@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw


Hi,

I see this wasn't Cc'd to LAKML, unlike the cover letter, and patch 3
(which isn't threaded against the cover letter).

Please use a consistent Cc list, with patches in-reply to the cover
letter.

On Tue, Jan 24, 2017 at 01:42:56PM +0000, Shameerali Kolothum Thodi wrote:
> This erratum describes the limitation of certain HiSilicon platforms
> to support the SMMU mappings for MSI transactions and on those platforms
> the MSI transactions has to be bypassed by SMMU. The IIDR register of the
> GICv3 ITS on these platforms are not properly populated to differentiate
> the hardware, hence describe it in device tree.
> 
> Signed-off-by: shameer <shameerali.kolothum.thodi@huawei.com>
> ---
>  .../devicetree/bindings/interrupt-controller/arm,gic-v3.txt         | 6 ++++++
>  1 file changed, 6 insertions(+)
> 
> diff --git a/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt b/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt
> index 4c29cda..84af301 100644
> --- a/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt
> +++ b/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt
> @@ -75,6 +75,12 @@ These nodes must have the following properties:
>  - reg: Specifies the base physical address and size of the ITS
>    registers.
> 
> +Optional
> +- hisilicon,erratum-161010801 : A boolean property. Indicates the presence of
> +  erratum 161010801, which says that these platforms doesn't support  SMMU
> +  mapping for MSI transactions and those transactions has to be bypassed
> +  by SMMU.

What exactly is meant by "doesn't support SMMU mapping" here? What
precisely is the problem in HW?

Thanks,
Mark.

Back to linux.kernel | Previous | NextPrevious in thread | Next in thread | Find similar | Unroll thread


Thread

[RFC 1/4] irqchip, gicv3-its: Add device tree binding for hisilicon  161010801 erratum Shameerali Kolothum Thodi <shameerali.kolothum.thodi@huawei.com> - 2017-01-24 14:50 +0100
  Re: [RFC 1/4] irqchip, gicv3-its: Add device tree binding for  hisilicon 161010801 erratum Mark Rutland <mark.rutland@arm.com> - 2017-01-24 15:00 +0100
    RE: [RFC 1/4] irqchip, gicv3-its: Add device tree binding for  hisilicon 161010801 erratum Shameerali Kolothum Thodi <shameerali.kolothum.thodi@huawei.com> - 2017-01-24 15:10 +0100
      Re: [RFC 1/4] irqchip, gicv3-its: Add device tree binding for  hisilicon 161010801 erratum Mark Rutland <mark.rutland@arm.com> - 2017-01-24 15:40 +0100
        RE: [RFC 1/4] irqchip, gicv3-its: Add device tree binding for  hisilicon 161010801 erratum Shameerali Kolothum Thodi <shameerali.kolothum.thodi@huawei.com> - 2017-01-24 16:20 +0100
          Re: [RFC 1/4] irqchip, gicv3-its: Add device tree binding for  hisilicon 161010801 erratum Marc Zyngier <marc.zyngier@arm.com> - 2017-01-24 16:30 +0100
            RE: [RFC 1/4] irqchip, gicv3-its: Add device tree binding for  hisilicon 161010801 erratum Shameerali Kolothum Thodi <shameerali.kolothum.thodi@huawei.com> - 2017-01-24 16:50 +0100

csiph-web