Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1562298
| From | Linus Walleij <linus.walleij@linaro.org> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH V2 3/6] gpio: davinci: Redesign driver to accommodate ngpios in one gpio chip |
| Date | 2017-01-19 00:40 +0100 |
| Message-ID | <t17ZD-2aa-11@gated-at.bofh.it> (permalink) |
| References | <sZ1EZ-4HH-1@gated-at.bofh.it> <sZ1EZ-4HH-5@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Fri, Jan 13, 2017 at 5:20 AM, Keerthy <j-keerthy@ti.com> wrote: > The Davinci GPIO driver is implemented to work with one monolithic > Davinci GPIO platform device which may have up to Y(144) gpios. > The Davinci GPIO driver instantiates number of GPIO chips with > max 32 gpio pins per each during initialization and one IRQ domain. > So, the current GPIO's opjects structure is: > > <platform device> Davinci GPIO controller > |- <gpio0_chip0> ------| > ... |--- irq_domain (hwirq [0..143]) > |- <gpio0_chipN> ------| > > Current driver creates one chip for every 32 GPIOs in a controller. > This was a limitation earlier now there is no need for that. Hence > redesigning the driver to create one gpio chip for all the ngpio > in the controller. > > |- <gpio0_chip0> ------|--- irq_domain (hwirq [0..143]). > > The previous discussion on this can be found here: > https://www.spinics.net/lists/linux-omap/msg132869.html > > Signed-off-by: Keerthy <j-keerthy@ti.com> Patch applied. Yours, Linus Walleij
Back to linux.kernel | Previous | Next | Find similar | Unroll thread
Re: [PATCH V2 3/6] gpio: davinci: Redesign driver to accommodate ngpios in one gpio chip Linus Walleij <linus.walleij@linaro.org> - 2017-01-19 00:40 +0100
csiph-web