Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1561351
| From | Leo Yan <leo.yan@linaro.org> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH] clk: hisilicon: fix lock assignment |
| Date | 2017-01-18 09:30 +0100 |
| Message-ID | <t0TMZ-1Eh-11@gated-at.bofh.it> (permalink) |
| Organization | linux.* mail to news gateway |
In clock driver initialize phase the spinlock is missed to assignment to struct clkgate_separated, finally there have no locking to protect exclusive accessing for clock registers. This bug introduces the console has no output after enable coresight driver on 96borads Hikey; this is because console using UART3, which has shared the same register with coresight clock enabling bit. After applied this patch it can assign lock properly to protect exclusive accessing, and console can work well after enabled coresight modules. Signed-off-by: Leo Yan <leo.yan@linaro.org> --- drivers/clk/hisilicon/clkgate-separated.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/clk/hisilicon/clkgate-separated.c b/drivers/clk/hisilicon/clkgate-separated.c index a47812f..7908bc3 100644 --- a/drivers/clk/hisilicon/clkgate-separated.c +++ b/drivers/clk/hisilicon/clkgate-separated.c @@ -120,6 +120,7 @@ struct clk *hisi_register_clkgate_sep(struct device *dev, const char *name, sclk->bit_idx = bit_idx; sclk->flags = clk_gate_flags; sclk->hw.init = &init; + sclk->lock = lock; clk = clk_register(dev, &sclk->hw); if (IS_ERR(clk)) -- 2.7.4
Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread
[PATCH] clk: hisilicon: fix lock assignment Leo Yan <leo.yan@linaro.org> - 2017-01-18 09:30 +0100
Re: [PATCH] clk: hisilicon: fix lock assignment Stephen Boyd <sboyd@codeaurora.org> - 2017-01-21 00:00 +0100
Re: [PATCH] clk: hisilicon: fix lock assignment Leo Yan <leo.yan@linaro.org> - 2017-01-21 03:20 +0100
csiph-web