Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1501957
| From | Masahiro Yamada <yamada.masahiro@socionext.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH] usb: ehci-platform: increase EHCI_MAX_RSTS to 4 |
| Date | 2016-10-17 15:10 +0200 |
| Message-ID | <stfPX-3TZ-15@gated-at.bofh.it> (permalink) |
| References | <ste7v-2Kh-1@gated-at.bofh.it> <stfmW-3uj-23@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
Hi Greg,
2016-10-17 21:30 GMT+09:00 Greg Kroah-Hartman <gregkh@linuxfoundation.org>:
> On Mon, Oct 17, 2016 at 08:11:59PM +0900, Masahiro Yamada wrote:
>> Socionext LD11 SoC (arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi)
>> needs to handle 4 reset lines for EHCI.
>
> Why? What makes it different from other EHCI implementations?
>
> thanks,
>
> greg k-h
This is a generic EHCI driver, but the number of clocks/resets
are SoC-specific.
The following patch you picked up will remind you something?
commit 73577d61799e8d8bb7d69a9acdc54923e5998138
Author: Icenowy Zheng <icenowy@aosc.xyz>
Date: Fri Aug 12 11:06:22 2016 +0800
ehci-platform: add the max clock number to 4
Allwinner A64 EHCI requires 4 clocks to be enabled.
Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz>
Acked-by: Alan Stern <stern@rowland.harvard.edu>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
--
Best Regards
Masahiro Yamada
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH] usb: ehci-platform: increase EHCI_MAX_RSTS to 4 Masahiro Yamada <yamada.masahiro@socionext.com> - 2016-10-17 13:20 +0200
Re: [PATCH] usb: ehci-platform: increase EHCI_MAX_RSTS to 4 Greg Kroah-Hartman <gregkh@linuxfoundation.org> - 2016-10-17 14:40 +0200
Re: [PATCH] usb: ehci-platform: increase EHCI_MAX_RSTS to 4 Masahiro Yamada <yamada.masahiro@socionext.com> - 2016-10-17 15:10 +0200
csiph-web