Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1501912
| From | Maxime Ripard <maxime.ripard@free-electrons.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH 2/6] ARM: sun5i: chip: add a node for the w1 gpio controller |
| Date | 2016-10-17 14:10 +0200 |
| Message-ID | <steTT-3gZ-13@gated-at.bofh.it> (permalink) |
| References | <steKd-2XK-17@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
From: Antoine Tenart <antoine.tenart@free-electrons.com>
The CHIP uses a 1-Wire bus to discover the DIPs. Enable the bus in the DT.
Signed-off-by: Antoine Tenart <antoine.tenart@free-electrons.com>
---
arch/arm/boot/dts/sun5i-r8-chip.dts | 14 ++++++++++++++
1 file changed, 14 insertions(+), 0 deletions(-)
diff --git a/arch/arm/boot/dts/sun5i-r8-chip.dts b/arch/arm/boot/dts/sun5i-r8-chip.dts
index e616084b9495..059d86865b73 100644
--- a/arch/arm/boot/dts/sun5i-r8-chip.dts
+++ b/arch/arm/boot/dts/sun5i-r8-chip.dts
@@ -81,6 +81,13 @@
pinctrl-0 = <&chip_wifi_reg_on_pin>;
reset-gpios = <&pio 2 19 GPIO_ACTIVE_LOW>; /* PC19 */
};
+
+ onewire {
+ compatible = "w1-gpio";
+ gpios = <&pio 3 2 GPIO_ACTIVE_HIGH>; /* PD2 */
+ pinctrl-names = "default";
+ pinctrl-0 = <&chip_w1_pin>;
+ };
};
&be0 {
@@ -181,6 +188,13 @@
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
};
+
+ chip_w1_pin: chip_w1_pin@0 {
+ allwinner,pins = "PD2";
+ allwinner,function = "gpio_in";
+ allwinner,drive = <SUN4I_PINCTRL_10_MA>;
+ allwinner,pull = <SUN4I_PINCTRL_PULL_UP>;
+ };
};
®_dcdc2 {
--
git-series 0.8.10
Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread
[PATCH 2/6] ARM: sun5i: chip: add a node for the w1 gpio controller Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-10-17 14:10 +0200 Re: [PATCH 2/6] ARM: sun5i: chip: add a node for the w1 gpio controller Chen-Yu Tsai <wens@csie.org> - 2016-10-21 05:10 +0200
csiph-web