Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1475518
| From | Hoan Tran <hotran@apm.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH v2 1/3] Documentation: dtb: xgene: Add PMD clock binding |
| Date | 2016-09-03 02:50 +0200 |
| Message-ID | <sd7jI-6AD-5@gated-at.bofh.it> (permalink) |
| References | <sd7jI-6AD-7@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
Add APM X-Gene clock binding documentation for PMD clock.
Signed-off-by: Hoan Tran <hotran@apm.com>
---
Documentation/devicetree/bindings/clock/xgene.txt | 18 ++++++++++++++++++
1 file changed, 18 insertions(+)
diff --git a/Documentation/devicetree/bindings/clock/xgene.txt b/Documentation/devicetree/bindings/clock/xgene.txt
index 82f9638..e6e12ae 100644
--- a/Documentation/devicetree/bindings/clock/xgene.txt
+++ b/Documentation/devicetree/bindings/clock/xgene.txt
@@ -8,6 +8,7 @@ Required properties:
- compatible : shall be one of the following:
"apm,xgene-socpll-clock" - for a X-Gene SoC PLL clock
"apm,xgene-pcppll-clock" - for a X-Gene PCP PLL clock
+ "apm,xgene-pmd-clock" - for a X-Gene PMD clock
"apm,xgene-device-clock" - for a X-Gene device clock
"apm,xgene-socpll-v2-clock" - for a X-Gene SoC PLL v2 clock
"apm,xgene-pcppll-v2-clock" - for a X-Gene PCP PLL v2 clock
@@ -22,6 +23,15 @@ Required properties for SoC or PCP PLL clocks:
Optional properties for PLL clocks:
- clock-names : shall be the name of the PLL. If missing, use the device name.
+Required properties for PMD clocks:
+- reg : shall be the physical register address for the pmd clock.
+- clocks : shall be the input parent clock phandle for the clock.
+- #clock-cells : shall be set to 1.
+- clock-output-names : shall be the name of the clock referenced by derive
+ clock.
+Optional properties for PLL clocks:
+- clock-names : shall be the name of the clock. If missing, use the device name.
+
Required properties for device clocks:
- reg : shall be a list of address and length pairs describing the CSR
reset and/or the divider. Either may be omitted, but at least
@@ -59,6 +69,14 @@ For example:
type = <0>;
};
+ pmd0clk: pmd0clk {
+ compatible = "apm,xgene-pmd-clock";
+ #clock-cells = <1>;
+ clocks = <&pmdpll 0>;
+ reg = <0x0 0x7E200200 0x0 0x10>;
+ clock-output-names = "pmd0clk";
+ };
+
socpll: socpll@17000120 {
compatible = "apm,xgene-socpll-clock";
#clock-cells = <1>;
--
1.9.1
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH v2 0/3] clk: xgene: Add PMD clock support Hoan Tran <hotran@apm.com> - 2016-09-03 02:50 +0200 [PATCH v2 1/3] Documentation: dtb: xgene: Add PMD clock binding Hoan Tran <hotran@apm.com> - 2016-09-03 02:50 +0200 [PATCH v2 2/3] clk: xgene: Add PMD clock Hoan Tran <hotran@apm.com> - 2016-09-03 02:50 +0200
csiph-web