Re: [PATCH 1/3] perf/x86/intel/bts: Fix confused ordering of PMU callbacks

From	Vince Weaver <vince@deater.net>
Newsgroups	linux.kernel
Subject	Re: [PATCH 1/3] perf/x86/intel/bts: Fix confused ordering of PMU callbacks
Date	2016-08-26 22:50 +0200
Message-ID	<saweB-3w3-3@gated-at.bofh.it> (permalink)
References	<s9fIR-1yv-11@gated-at.bofh.it> <s9fIR-1yv-23@gated-at.bofh.it> <s9FtE-2aP-27@gated-at.bofh.it> <s9Hc5-3pN-11@gated-at.bofh.it>
Organization	linux.* mail to news gateway

Show all headers | View raw

On Wed, 24 Aug 2016, Alexander Shishkin wrote:

> Alexander Shishkin <alexander.shishkin@linux.intel.com> writes:
> 
> > Alexander Shishkin <alexander.shishkin@linux.intel.com> writes:
> >
> >> Signed-off-by: Alexander Shishkin <alexander.shishkin@linux.intel.com>
> >
> > Ok, this one is broken, please disregard.
> 
> Vince, can you try the following (with the other two in this series)?
> 

Sorry for the delay.  Not sure if testing was still needed (or if it was 
superceded by Will Deacon's patch) but I ran the fuzzer for a few hours 
with this patch and the other two applied and didn't see any of the NMI 
errors that I saw with the original patch.

Vince

Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread

Thread

Re: [PATCH 1/3] perf/x86/intel/bts: Fix confused ordering of PMU  callbacks Vince Weaver <vince@deater.net> - 2016-08-26 22:50 +0200
  Re: [PATCH 1/3] perf/x86/intel/bts: Fix confused ordering of PMU callbacks Alexander Shishkin <alexander.shishkin@linux.intel.com> - 2016-08-27 08:50 +0200

csiph-web