Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1519526
| From | Darren Hart <dvhart@infradead.org> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v9 1/6] x86/platform/p2sb: New Primary to Sideband bridge support driver for Intel SOC's |
| Date | 2016-11-11 03:50 +0100 |
| Message-ID | <sCa4F-6Jf-7@gated-at.bofh.it> (permalink) |
| References | <sBaq5-76t-9@gated-at.bofh.it> <sBaq5-76t-19@gated-at.bofh.it> <sBhUB-3qu-7@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Tue, Nov 08, 2016 at 05:55:20PM +0100, Thomas Gleixner wrote: > On Tue, 8 Nov 2016, Tan Jui Nee wrote: > > There is already one and at least one more user coming which > > require an access to Primary to Sideband bridge (P2SB) in order > > to get IO or MMIO bar hidden by BIOS. > > Create a driver to access P2SB for x86 devices. > > > > arch/x86/Kconfig | 4 ++ > > arch/x86/include/asm/p2sb.h | 27 +++++++++++ > > arch/x86/platform/intel/Makefile | 1 + > > arch/x86/platform/intel/p2sb.c | 98 ++++++++++++++++++++++++++++++++++++++++ > > This really has nothing to do with architecture. It's a platform enablement > driver and therefor should go into drivers/platform/x86 > > Cc'ed Darren who is responsible for this. Thanks Thomas, Tan Jui, I'll be on a short medical leave through Nov 28. In the meantime, Andy Shevchenko (on Cc) will be taking the lead on drivers/platform/x86 patches. Andy, please work with Tan Jui to update this change to apply to our tree. Thanks, -- Darren Hart Intel Open Source Technology Center
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH v9 0/6] pinctrl/broxton: enable platform device in the absent of ACPI enumeration Tan Jui Nee <jui.nee.tan@intel.com> - 2016-11-08 10:00 +0100
[PATCH v9 5/6] mfd: lpc_ich: Add Device IDs for Intel Apollo Lake PCH Tan Jui Nee <jui.nee.tan@intel.com> - 2016-11-08 10:00 +0100
Re: [PATCH v9 5/6] mfd: lpc_ich: Add Device IDs for Intel Apollo Lake PCH Mika Westerberg <mika.westerberg@linux.intel.com> - 2016-11-08 12:10 +0100
[PATCH v9 1/6] x86/platform/p2sb: New Primary to Sideband bridge support driver for Intel SOC's Tan Jui Nee <jui.nee.tan@intel.com> - 2016-11-08 10:00 +0100
Re: [PATCH v9 1/6] x86/platform/p2sb: New Primary to Sideband bridge support driver for Intel SOC's Mika Westerberg <mika.westerberg@linux.intel.com> - 2016-11-08 12:10 +0100
Re: [PATCH v9 1/6] x86/platform/p2sb: New Primary to Sideband bridge support driver for Intel SOC's Thomas Gleixner <tglx@linutronix.de> - 2016-11-08 18:00 +0100
Re: [PATCH v9 1/6] x86/platform/p2sb: New Primary to Sideband bridge support driver for Intel SOC's Darren Hart <dvhart@infradead.org> - 2016-11-11 03:50 +0100
[PATCH v9 4/6] mfd: move enum lpc_chipsets into lpc_ich.h Tan Jui Nee <jui.nee.tan@intel.com> - 2016-11-08 10:00 +0100
Re: [PATCH v9 4/6] mfd: move enum lpc_chipsets into lpc_ich.h Mika Westerberg <mika.westerberg@linux.intel.com> - 2016-11-08 12:10 +0100
[PATCH v9 6/6] mfd: lpc_ich: Add support for Intel Apollo Lake GPIO pinctrl in non-ACPI system Tan Jui Nee <jui.nee.tan@intel.com> - 2016-11-08 10:00 +0100
Re: [PATCH v9 6/6] mfd: lpc_ich: Add support for Intel Apollo Lake GPIO pinctrl in non-ACPI system Mika Westerberg <mika.westerberg@linux.intel.com> - 2016-11-08 12:20 +0100
csiph-web