Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1517507
| From | Thomas Gleixner <tglx@linutronix.de> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v10 5/7] x86/cpufeature: Detect CPUID faulting support |
| Date | 2016-11-08 20:20 +0100 |
| Message-ID | <sBk65-57F-5@gated-at.bofh.it> (permalink) |
| References | <sBjD3-4ES-11@gated-at.bofh.it> <sBjD3-4ES-17@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Tue, 8 Nov 2016, Kyle Huey wrote:
> Intel supports faulting on the CPUID instruction beginning with Ivy Bridge.
> When enabled, the processor will fault on attempts to execute the CPUID
> instruction with CPL>0. This will allow a ptracer to emulate the CPUID
> instruction.
>
> Bit 31 of MSR_PLATFORM_INFO advertises support for this feature. It is
> documented in detail in Section 2.3.2 of
> http://www.intel.com/content/dam/www/public/us/en/documents/application-notes/virtualization-technology-flexmigration-application-note.pdf
Can you please stick that document into the kernel bugzilla, as it's going
to be on a different place before this gets merged into Linus tree?
See: http://lkml.kernel.org/r/1478631281-5061-1-git-send-email-kan.liang@intel.com
> + static const struct msr_bit msr_bits[] = {
> + { X86_FEATURE_CPUID_FAULT, MSR_PLATFORM_INFO, 31 },
Can you please make that PLATINFO_CPUID_FAULT_BIT instead of 31?
Thanks,
tglx
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH v10 5/7] x86/cpufeature: Detect CPUID faulting support Kyle Huey <me@kylehuey.com> - 2016-11-08 19:50 +0100
Re: [PATCH v10 5/7] x86/cpufeature: Detect CPUID faulting support Thomas Gleixner <tglx@linutronix.de> - 2016-11-08 20:20 +0100
Re: [PATCH v10 5/7] x86/cpufeature: Detect CPUID faulting support Kyle Huey <me@kylehuey.com> - 2016-11-08 20:40 +0100
Re: [PATCH v10 5/7] x86/cpufeature: Detect CPUID faulting support Borislav Petkov <bp@suse.de> - 2016-11-09 12:20 +0100
csiph-web