Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1469777
| Path | csiph.com!news.redatomik.org!weretis.net!feeder4.news.weretis.net!news.unit0.net!news.panservice.it!diesel.cu.mi.it!bofh.it!news.nic.it!robomod |
|---|---|
| From | Stephen Boyd <sboyd@codeaurora.org> |
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH 02/11] clk: microchip: Initialize SOSC clock rate for PIC32MZDA. |
| Date | Thu, 25 Aug 2016 01:20:01 +0200 |
| Message-ID | <s9PCF-13S-3@gated-at.bofh.it> (permalink) |
| References | <rzFqx-fn-3@gated-at.bofh.it> <rzFqy-fn-23@gated-at.bofh.it> |
| MIME-Version | 1.0 |
| Content-Type | text/plain; charset=us-ascii |
| Content-Disposition | inline |
| User-Agent | Mutt/1.5.21 (2010-09-15) |
| Sender | robomod@news.nic.it |
| List-ID | <linux-kernel.vger.kernel.org> |
| X-Mailing-List | linux-kernel@vger.kernel.org |
| Approved | robomod@news.nic.it |
| Lines | 13 |
| Organization | linux.* mail to news gateway |
| X-Original-Cc | linux-kernel@vger.kernel.org, linux-mips@linux-mips.org, Ralf Baechle <ralf@linux-mips.org>, Michael Turquette <mturquette@baylibre.com>, linux-clk@vger.kernel.org |
| X-Original-Date | Wed, 24 Aug 2016 16:05:28 -0700 |
| X-Original-Message-ID | <20160824230528.GH19826@codeaurora.org> |
| X-Original-References | <1463461560-9629-1-git-send-email-purna.mandal@microchip.com> <1463461560-9629-2-git-send-email-purna.mandal@microchip.com> |
| X-Original-Sender | linux-kernel-owner@vger.kernel.org |
| Xref | csiph.com linux.kernel:1469777 |
Show key headers only | View raw
On 05/17, Purna Chandra Mandal wrote: > Optional SOSC is an external fixed clock running at 32768HZ. > So Initialize SOSC rate as per PIC32MZDA datasheet. > > Signed-off-by: Purna Chandra Mandal <purna.mandal@microchip.com> > > --- Applied to clk-next -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project
Back to linux.kernel | Previous | Next | Find similar | Unroll thread
Re: [PATCH 02/11] clk: microchip: Initialize SOSC clock rate for PIC32MZDA. Stephen Boyd <sboyd@codeaurora.org> - 2016-08-25 01:20 +0200
csiph-web