Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1464674
| Path | csiph.com!news.mixmin.net!news.unit0.net!news.panservice.it!diesel.cu.mi.it!bofh.it!news.nic.it!robomod |
|---|---|
| From | Guenter Roeck <groeck@google.com> |
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v12 PATCH 4/5] Documentation: bindings: add dt documentation for cdn DP controller |
| Date | Wed, 17 Aug 2016 19:30:01 +0200 |
| Message-ID | <s7cP7-469-3@gated-at.bofh.it> (permalink) |
| References | <s6wdb-1rf-5@gated-at.bofh.it> <s6wdb-1rf-7@gated-at.bofh.it> |
| X-Original-To | Chris Zhong <zyw@rock-chips.com> |
| Dkim-Signature | v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20120113; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=HJyzQlYnqSYGQ/DCCEoz1zbfedGkoI5frd0F8HKHZjY=; b=WyNCkboQPiBjO/LkZdy9S4GJXz6z9+mgmLETZvGdor9Vx39VPoKfndw4Au/httqTUl lrVt36Qyp7ikPhLstqB58DI4kHUzWoDQT/tcEt/ZJe8oZNup03yXaZbDYd47YsAAtrYq 87wVfRx8x0iPtSf2eho2Hun1XwQhzI63u/6hgR3IL8FnQR+1d/xSNcVvba4SEoBtulHc uFR47z/k0Ha5VpO6xVavtBLzzoGxiNIjbffCv0vg+nP0Hx5IzhybslACA5czW14cV/xb WzMvU2jvCOIJoOjH0uoKqIjFhDoEVj0YdLyHJ248ZeoI//32lwWEGLUfAToPedw0Wn0F ofag== |
| X-Google-Dkim-Signature | v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=HJyzQlYnqSYGQ/DCCEoz1zbfedGkoI5frd0F8HKHZjY=; b=MDnKCQ0jVPgHhpQPOHZvFGhJ9Z1x3d/ZV6N2IVebcGKIhXULJbeobwJnUX64mRrax9 S8JLlHykg7AblxRHUHSEQwf69PhhU53swzC/t6UNelKMRe6rbWxINj5iGYCGqFml00fj RKP+suEzoY1QB4rszH6fuOBOKUFWXrTttoRhKoSRa4MGXGlTLoFWmUaMSFBPZOWzuk3h ZkQl9F+DYn9BaOpYpVgYwN4Gqr5Fgkm7qsjVdGWbfLCu3eQb5pDU4ERDxNPsZzBcNdx/ zfa7eZ1/f7CgeZ3EDybNcduaId2JH/rVWeZ3zOERbSM/M34CUDW2lLYOOt2GI/vvXVVu sE+A== |
| X-Gm-Message-State | AEkoouugV0GyslRCoShvoq79zsvz812YFA9neUpV4HdAT27nO1Z8TN6OZbDxb2wdmDVPU+0uUkOKF3IJvMmSftr8 |
| X-Received | by 10.200.42.219 with SMTP id c27mr44134855qta.88.1471454939587; Wed, 17 Aug 2016 10:28:59 -0700 (PDT) |
| MIME-Version | 1.0 |
| Content-Type | text/plain; charset=UTF-8 |
| Sender | robomod@news.nic.it |
| List-ID | <linux-kernel.vger.kernel.org> |
| X-Mailing-List | linux-kernel@vger.kernel.org |
| Approved | robomod@news.nic.it |
| Lines | 129 |
| Organization | linux.* mail to news gateway |
| X-Original-Cc | Douglas Anderson <dianders@chromium.org>, Tomasz Figa <tfiga@chromium.org>, Heiko Stübner <heiko@sntech.de>, 姚智情 <yzq@rock-chips.com>, Guenter Roeck <groeck@chromium.org>, MyungJoo Ham <myungjoo.ham@samsung.com>, Chanwoo Choi <cw00.choi@samsung.com>, wulf <wulf@rock-chips.com>, Stéphane Marchesin <marcheu@chromium.org>, "open list:ARM/Rockchip SoC..." <linux-rockchip@lists.infradead.org>, devicetree@vger.kernel.org, Kumar Gala <galak@codeaurora.org>, linux-kernel <linux-kernel@vger.kernel.org>, Ian Campbell <ijc+devicetree@hellion.org.uk>, Rob Herring <robh+dt@kernel.org>, Pawel Moll <pawel.moll@arm.com>, Mark Rutland <mark.rutland@arm.com>, linux-arm-kernel@lists.infradead.org |
| X-Original-Date | Wed, 17 Aug 2016 10:28:59 -0700 |
| X-Original-Message-ID | <CABXOdTeYAQOBMX=v4cuCYe=f1d_5y7RFjW_zjOyrr85o91aUnA@mail.gmail.com> |
| X-Original-References | <1471290938-22569-1-git-send-email-zyw@rock-chips.com> <1471290938-22569-5-git-send-email-zyw@rock-chips.com> |
| X-Original-Sender | linux-kernel-owner@vger.kernel.org |
| Xref | csiph.com linux.kernel:1464674 |
Show key headers only | View raw
On Mon, Aug 15, 2016 at 12:55 PM, Chris Zhong <zyw@rock-chips.com> wrote:
> This patch adds a binding that describes the cdn DP controller for
> rk3399.
>
> Signed-off-by: Chris Zhong <zyw@rock-chips.com>
> Acked-by: Rob Herring <robh@kernel.org>
Reviewed-by: Guenter Roeck <groeck@chromium.org>
>
> ---
>
> Changes in v12: None
> Changes in v11:
> - refer dp phy
>
> Changes in v10:
> - add pclk_vio_grf clock
>
> Changes in v9:
> - modify the reference phy = <&tcphy0 0>, <&tcphy1 0>;
>
> Changes in v8: None
> Changes in v7: None
> Changes in v6:
> - add assigned-clocks and assigned-clock-rates
> - add power-domains
>
> Changes in v5: None
> Changes in v4:
> - add a reset node
> - support 2 phys
>
> Changes in v3:
> - add SoC specific compatible string
> - remove reg = <1>;
>
> Changes in v2: None
> Changes in v1:
> - add extcon node description
> - add #sound-dai-cells description
>
> .../bindings/display/rockchip/cdn-dp-rockchip.txt | 74 ++++++++++++++++++++++
> 1 file changed, 74 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/display/rockchip/cdn-dp-rockchip.txt
>
> diff --git a/Documentation/devicetree/bindings/display/rockchip/cdn-dp-rockchip.txt b/Documentation/devicetree/bindings/display/rockchip/cdn-dp-rockchip.txt
> new file mode 100644
> index 0000000..d34a56e
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/display/rockchip/cdn-dp-rockchip.txt
> @@ -0,0 +1,74 @@
> +Rockchip RK3399 specific extensions to the cdn Display Port
> +================================
> +
> +Required properties:
> +- compatible: must be "rockchip,rk3399-cdn-dp"
> +
> +- reg: physical base address of the controller and length
> +
> +- clocks: from common clock binding: handle to dp clock.
> +
> +- clock-names: from common clock binding:
> + Required elements: "core-clk" "pclk" "spdif" "grf"
> +
> +- resets : a list of phandle + reset specifier pairs
> +- reset-names : string reset name, must be:
> + "spdif"
> +- power-domains : power-domain property defined with a phandle
> + to respective power domain.
> +- assigned-clocks: main clock, should be <&cru SCLK_DP_CORE>
> +- assigned-clock-rates : the DP core clk frequency, shall be: 100000000
> +
> +- rockchip,grf: this soc should set GRF regs, so need get grf here.
> +
> +- ports: contain a port nodes with endpoint definitions as defined in
> + Documentation/devicetree/bindings/media/video-interfaces.txt.
> + contained 2 endpoints, connecting to the output of vop.
> +
> +- phys: from general PHY binding: the phandle for the PHY device.
> +
> +- extcon: extcon specifier for the Power Delivery
> +
> +- #sound-dai-cells = it must be 1 if your system is using 2 DAIs: I2S, SPDIF
> +
> +-------------------------------------------------------------------------------
> +
> +Example:
> + cdn_dp: dp@fec00000 {
> + compatible = "rockchip,rk3399-cdn-dp";
> + reg = <0x0 0xfec00000 0x0 0x100000>;
> + interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&cru SCLK_DP_CORE>, <&cru PCLK_DP_CTRL>,
> + <&cru SCLK_SPDIF_REC_DPTX>, <&cru PCLK_VIO_GRF>;
> + clock-names = "core-clk", "pclk", "spdif", "grf";
> + assigned-clocks = <&cru SCLK_DP_CORE>;
> + assigned-clock-rates = <100000000>;
> + power-domains = <&power RK3399_PD_HDCP>;
> + phys = <&tcphy0_dp>, <&tcphy1_dp>;
> + resets = <&cru SRST_DPTX_SPDIF_REC>;
> + reset-names = "spdif";
> + extcon = <&fusb0>, <&fusb1>;
> + rockchip,grf = <&grf>;
> + #address-cells = <1>;
> + #size-cells = <0>;
> + #sound-dai-cells = <1>;
> +
> + ports {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + dp_in: port {
> + #address-cells = <1>;
> + #size-cells = <0>;
> + dp_in_vopb: endpoint@0 {
> + reg = <0>;
> + remote-endpoint = <&vopb_out_dp>;
> + };
> +
> + dp_in_vopl: endpoint@1 {
> + reg = <1>;
> + remote-endpoint = <&vopl_out_dp>;
> + };
> + };
> + };
> + };
> --
> 1.9.1
>
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH v12 PATCH 0/5] Rockchip Type-C and DisplayPort driver Chris Zhong <zyw@rock-chips.com> - 2016-08-15 22:00 +0200
[PATCH v12 PATCH 4/5] Documentation: bindings: add dt documentation for cdn DP controller Chris Zhong <zyw@rock-chips.com> - 2016-08-15 22:00 +0200
Re: [PATCH v12 PATCH 4/5] Documentation: bindings: add dt documentation for cdn DP controller Guenter Roeck <groeck@google.com> - 2016-08-17 19:30 +0200
[PATCH v12 PATCH 3/5] arm64: dts: rockchip: add Type-C phy for RK3399 Chris Zhong <zyw@rock-chips.com> - 2016-08-15 22:00 +0200
[PATCH v12 PATCH 2/5] phy: Add USB Type-C PHY driver for rk3399 Chris Zhong <zyw@rock-chips.com> - 2016-08-15 22:00 +0200
[PATCH v12 PATCH 1/5] Documentation: bindings: add dt doc for Rockchip USB Type-C PHY Chris Zhong <zyw@rock-chips.com> - 2016-08-15 22:00 +0200
csiph-web