Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1464214
| From | Lin Huang <hl@rock-chips.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH v6 3/8] clk: rockchip: rk3399: add ddrc clock support |
| Date | 2016-08-17 00:40 +0200 |
| Message-ID | <s6VbB-DV-73@gated-at.bofh.it> (permalink) |
| References | <s6VbA-DV-15@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
add ddrc clock setting, so we can do ddr frequency
scaling on rk3399 platform in future.
Signed-off-by: Lin Huang <hl@rock-chips.com>
---
Changes in v6:
- None
Changes in v5:
- fit for the ddr type
Changes in v4:
- None
Changes in v3:
- None
Changes in v2:
- remove clk_ddrc_dpll_src from critical clock list
Changes in v1:
- remove ddrc source CLK_IGNORE_UNUSED flag
- move clk_ddrc and clk_ddrc_dpll_src to critical
drivers/clk/rockchip/clk-rk3399.c | 19 +++++++++++++++++++
1 file changed, 19 insertions(+)
diff --git a/drivers/clk/rockchip/clk-rk3399.c b/drivers/clk/rockchip/clk-rk3399.c
index e445cd6..01d4945 100644
--- a/drivers/clk/rockchip/clk-rk3399.c
+++ b/drivers/clk/rockchip/clk-rk3399.c
@@ -120,6 +120,10 @@ PNAME(mux_armclkb_p) = { "clk_core_b_lpll_src",
"clk_core_b_bpll_src",
"clk_core_b_dpll_src",
"clk_core_b_gpll_src" };
+PNAME(mux_ddrclk_p) = { "clk_ddrc_lpll_src",
+ "clk_ddrc_bpll_src",
+ "clk_ddrc_dpll_src",
+ "clk_ddrc_gpll_src" };
PNAME(mux_aclk_cci_p) = { "cpll_aclk_cci_src",
"gpll_aclk_cci_src",
"npll_aclk_cci_src",
@@ -1379,6 +1383,18 @@ static struct rockchip_clk_branch rk3399_clk_branches[] __initdata = {
COMPOSITE_NOMUX(0, "clk_test", "clk_test_pre", CLK_IGNORE_UNUSED,
RK3368_CLKSEL_CON(58), 0, 5, DFLAGS,
RK3368_CLKGATE_CON(13), 11, GFLAGS),
+
+ /* ddrc */
+ GATE(0, "clk_ddrc_lpll_src", "lpll", 0, RK3399_CLKGATE_CON(3),
+ 0, GFLAGS),
+ GATE(0, "clk_ddrc_bpll_src", "bpll", 0, RK3399_CLKGATE_CON(3),
+ 1, GFLAGS),
+ GATE(0, "clk_ddrc_dpll_src", "dpll", 0, RK3399_CLKGATE_CON(3),
+ 2, GFLAGS),
+ GATE(0, "clk_ddrc_gpll_src", "gpll", 0, RK3399_CLKGATE_CON(3),
+ 3, GFLAGS),
+ COMPOSITE_DDRCLK(SCLK_DDRC, "clk_ddrc", mux_ddrclk_p, 0,
+ RK3399_CLKSEL_CON(6), 4, 2, 0, 0, ROCKCHIP_DDRCLK_SIP),
};
static struct rockchip_clk_branch rk3399_clk_pmu_branches[] __initdata = {
@@ -1493,6 +1509,9 @@ static const char *const rk3399_cru_critical_clocks[] __initconst = {
"gpll_aclk_perilp0_src",
"gpll_aclk_perihp_src",
"aclk_vio_noc",
+
+ /* ddrc */
+ "clk_ddrc"
};
static const char *const rk3399_pmucru_critical_clocks[] __initconst = {
--
2.6.6
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH v6 0/8] rk3399 support ddr frequency scaling Lin Huang <hl@rock-chips.com> - 2016-08-17 00:40 +0200
[PATCH v6 2/8] clk: rockchip: rk3399: add SCLK_DDRCLK ID for ddrc Lin Huang <hl@rock-chips.com> - 2016-08-17 00:40 +0200
[PATCH v6 5/8] PM / devfreq: event: support rockchip dfi controller Lin Huang <hl@rock-chips.com> - 2016-08-17 00:40 +0200
[PATCH v6 7/8] PM / devfreq: rockchip: add devfreq driver for rk3399 dmc Lin Huang <hl@rock-chips.com> - 2016-08-17 00:40 +0200
Re: [PATCH v6 7/8] PM / devfreq: rockchip: add devfreq driver for rk3399 dmc Chanwoo Choi <cw00.choi@samsung.com> - 2016-08-17 02:40 +0200
[PATCH v6 6/8] Documentation: bindings: add dt documentation for rk3399 dmc Lin Huang <hl@rock-chips.com> - 2016-08-17 00:40 +0200
Re: [PATCH v6 6/8] Documentation: bindings: add dt documentation for rk3399 dmc Chanwoo Choi <cw00.choi@samsung.com> - 2016-08-17 07:00 +0200
Re: [PATCH v6 6/8] Documentation: bindings: add dt documentation for rk3399 dmc hl <hl@rock-chips.com> - 2016-08-22 00:20 +0200
Re: [PATCH v6 6/8] Documentation: bindings: add dt documentation for rk3399 dmc Chanwoo Choi <cw00.choi@samsung.com> - 2016-08-23 07:10 +0200
Re: [PATCH v6 6/8] Documentation: bindings: add dt documentation for rk3399 dmc hl <hl@rock-chips.com> - 2016-08-23 21:00 +0200
[PATCH v6 1/8] clk: rockchip: add new clock-type for the ddrclk Lin Huang <hl@rock-chips.com> - 2016-08-17 00:40 +0200
Re: [PATCH v6 1/8] clk: rockchip: add new clock-type for the ddrclk Heiko Stuebner <heiko@sntech.de> - 2016-08-19 13:40 +0200
[PATCH v6 3/8] clk: rockchip: rk3399: add ddrc clock support Lin Huang <hl@rock-chips.com> - 2016-08-17 00:40 +0200
Re: [PATCH v6 3/8] clk: rockchip: rk3399: add ddrc clock support Heiko Stuebner <heiko@sntech.de> - 2016-08-19 14:30 +0200
[PATCH v6 4/8] Documentation: bindings: add dt documentation for dfi controller Lin Huang <hl@rock-chips.com> - 2016-08-17 00:40 +0200
Re: [PATCH v6 4/8] Documentation: bindings: add dt documentation for dfi controller Chanwoo Choi <cw00.choi@samsung.com> - 2016-08-17 02:40 +0200
Re: [PATCH v6 4/8] Documentation: bindings: add dt documentation for dfi controller Chanwoo Choi <cw00.choi@samsung.com> - 2016-08-17 03:20 +0200
[PATCH v6 8/8] drm/rockchip: Add dmc notifier in vop driver Lin Huang <hl@rock-chips.com> - 2016-08-17 00:40 +0200
Re: [PATCH v6 8/8] drm/rockchip: Add dmc notifier in vop driver Sean Paul <seanpaul@chromium.org> - 2016-08-17 20:20 +0200
Re: [PATCH v6 8/8] drm/rockchip: Add dmc notifier in vop driver hl <hl@rock-chips.com> - 2016-08-17 21:00 +0200
csiph-web