Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1457010
| From | Mark Brown <broonie@kernel.org> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [alsa-devel] [PATCH 4/4] ASoC: da7213: Improve 32KHz mode PLL locking |
| Date | 2016-08-05 12:40 +0200 |
| Message-ID | <s2KHM-6gz-9@gated-at.bofh.it> (permalink) |
| References | <s2rYt-20R-3@gated-at.bofh.it> <s2s8a-24U-17@gated-at.bofh.it> <s2JiF-5uW-19@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
[Multipart message — attachments visible in raw view] - view raw
On Fri, Aug 05, 2016 at 11:04:51AM +0200, Peter Meerwald-Stadler wrote: > these registers cannot not found in the datasheet; > maybe add descriptive #defines in da7213.h > > + snd_soc_write(codec, 0xF0, 0x8B); > > + snd_soc_write(codec, 0xF2, 0x03); > > + snd_soc_write(codec, 0xF0, 0x00); It is very common for chips to have undocumented write sequences that make tweaks based on test registers that are deliberately not documented. This looks like such a case, I'd imagine that register 0xf0 is a test key and 0xf2 contains a value being tweaked.
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH 0/4] ASoC: da7213: Device clocking updates and fixes Adam Thomson <Adam.Thomson.Opensource@diasemi.com> - 2016-08-04 16:50 +0200
[PATCH 2/4] ASoC: da7213: Improve driver efficiency with regards to MCLK usage Adam Thomson <Adam.Thomson.Opensource@diasemi.com> - 2016-08-04 16:50 +0200
Re: [alsa-devel] [PATCH 2/4] ASoC: da7213: Improve driver efficiency with regards to MCLK usage Peter Meerwald-Stadler <pmeerw@pmeerw.net> - 2016-08-08 09:50 +0200
[PATCH 4/4] ASoC: da7213: Improve 32KHz mode PLL locking Adam Thomson <Adam.Thomson.Opensource@diasemi.com> - 2016-08-04 16:50 +0200
Re: [alsa-devel] [PATCH 4/4] ASoC: da7213: Improve 32KHz mode PLL locking Peter Meerwald-Stadler <pmeerw@pmeerw.net> - 2016-08-05 11:10 +0200
Re: [alsa-devel] [PATCH 4/4] ASoC: da7213: Improve 32KHz mode PLL locking Mark Brown <broonie@kernel.org> - 2016-08-05 12:40 +0200
csiph-web