Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1452943
| From | Shawn Lin <shawn.lin@rock-chips.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v4 1/2] Documentation: bindings: add dt documentation for Rockchip PCIe PHY |
| Date | 2016-08-01 05:10 +0200 |
| Message-ID | <s1bM5-Dd-1@gated-at.bofh.it> (permalink) |
| References | <s04MF-63R-13@gated-at.bofh.it> <s0nFE-1Nv-9@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
在 2016/7/30 5:34, Rob Herring 写道: > On Fri, Jul 29, 2016 at 09:22:05AM +0800, Shawn Lin wrote: >> This patch adds a binding that describes the Rockchip PCIe PHY >> found on Rockchip SoCs PCIe interface. >> >> Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com> >> >> --- >> >> Changes in v4: None >> Changes in v3: >> - rename the node to pcie_phy: pcie-phy suggested by Doug >> >> Changes in v2: >> - add clk and reset description >> - remove unit-address >> >> .../devicetree/bindings/phy/rockchip-pcie-phy.txt | 32 ++++++++++++++++++++++ >> 1 file changed, 32 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/phy/rockchip-pcie-phy.txt > > Please add acks when posting new versions. yup, but I didn't see your ack for my previous version. Anyway, I will add it if needing to respin one, or Kishon could add it if all others look good to him when applying these? :) > > Rob > > > -- Best Regards Shawn Lin
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH v4 1/2] Documentation: bindings: add dt documentation for Rockchip PCIe PHY Shawn Lin <shawn.lin@rock-chips.com> - 2016-07-29 03:30 +0200
[PATCH v4 2/2] phy: add a driver for the Rockchip SoC internal PCIe PHY Shawn Lin <shawn.lin@rock-chips.com> - 2016-07-29 03:30 +0200
Re: [PATCH v4 1/2] Documentation: bindings: add dt documentation for Rockchip PCIe PHY Rob Herring <robh@kernel.org> - 2016-07-29 23:40 +0200
Re: [PATCH v4 1/2] Documentation: bindings: add dt documentation for Rockchip PCIe PHY Shawn Lin <shawn.lin@rock-chips.com> - 2016-08-01 05:10 +0200
csiph-web