Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1395485
| From | Jon Mason <jonmason@broadcom.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH 2/3] ARM: dts: NSP: modify second CPU address |
| Date | 2016-05-06 01:40 +0200 |
| Message-ID | <rvB2b-1pC-21@gated-at.bofh.it> (permalink) |
| References | <rvASu-1jY-3@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
NSP B0 has a different address for the second core. Since there should not be any Ax versions in the field, it should be safe to universally change this. Signed-off-by: Jon Mason <jonmason@broadcom.com> --- arch/arm/boot/dts/bcm-nsp.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/bcm-nsp.dtsi b/arch/arm/boot/dts/bcm-nsp.dtsi index a44bf29..1759e65 100644 --- a/arch/arm/boot/dts/bcm-nsp.dtsi +++ b/arch/arm/boot/dts/bcm-nsp.dtsi @@ -57,7 +57,7 @@ compatible = "arm,cortex-a9"; next-level-cache = <&L2>; enable-method = "brcm,bcm-nsp-smp"; - secondary-boot-reg = <0xffff042c>; + secondary-boot-reg = <0xffff0fec>; reg = <0x1>; }; }; -- 1.9.1
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH 1/3] ARM: dts: NSP: Add MSI support on PCI Jon Mason <jonmason@broadcom.com> - 2016-05-06 01:30 +0200 [PATCH 2/3] ARM: dts: NSP: modify second CPU address Jon Mason <jonmason@broadcom.com> - 2016-05-06 01:40 +0200
csiph-web