Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1391087
| From | Gary Bisson <gary.bisson@boundarydevices.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v3 2/3] PCI: imx6: Implement reset sequence for i.MX6+ |
| Date | 2016-04-29 15:00 +0200 |
| Message-ID | <rtgbv-69i-5@gated-at.bofh.it> (permalink) |
| References | <rq2y6-1Fp-17@gated-at.bofh.it> <rq2y7-1Fp-31@gated-at.bofh.it> <rt5J8-5ZA-9@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
Hi all, On Fri, Apr 29, 2016 at 3:47 AM, Fabio Estevam <festevam@gmail.com> wrote: > On Wed, Apr 20, 2016 at 12:45 PM, Andrey Smirnov > <andrew.smirnov@gmail.com> wrote: >> I.MX6+ has a dedicated bit for reseting PCIe core, which should be used >> instead of a regular reset sequence since using the latter will hang the >> SoC. >> >> This commit is based on c34068d48273e24d392d9a49a38be807954420ed from >> http://git.freescale.com/git/cgit.cgi/imx/linux-2.6-imx.git >> >> Signed-off-by: Andrey Smirnov <andrew.smirnov@gmail.com> > > Reviewed-by: Fabio Estevam <fabio.estevam@nxp.com> Tested on a Nitrogen6QP_MAX with an Intel WiFi Link 5300 PCIe card. Everything is working properly (Gen1 speed). # lspci 00:00.0 Class 0604: 16c3:abcd 01:00.0 Class 0280: 8086:4235 Tested-by: Gary Bisson <gary.bisson@boundarydevices.com> Thanks, Gary
Back to linux.kernel | Previous | Next | Find similar | Unroll thread
Re: [PATCH v3 2/3] PCI: imx6: Implement reset sequence for i.MX6+ Gary Bisson <gary.bisson@boundarydevices.com> - 2016-04-29 15:00 +0200
csiph-web