Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1380337

Re: [PATCH v2] clk: Add clk_composite_set_rate_and_parent

From Stephen Boyd <sboyd@codeaurora.org>
Newsgroups linux.kernel
Subject Re: [PATCH v2] clk: Add clk_composite_set_rate_and_parent
Date 2016-04-16 00:20 +0200
Message-ID <rokfM-1FF-13@gated-at.bofh.it> (permalink)
References <rmziV-6fG-7@gated-at.bofh.it> <rn2bg-49J-5@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw


On 04/12, Finlye Xiao wrote:
> From: Finley Xiao <finley.xiao@rock-chips.com>
> 
> When changing the clock-rate, currently a new parent is set first and a
> divider adapted thereafter. This may result in the clock-rate overflowing
> its target rate for a short time if the new parent has a higher rate than
> the old parent.
> 
> While this often doesn't produce negative effects, it can affect components
> in a voltage-scaling environment, like the GPU on the rk3399 socs, where
> the voltage than simply is to low for the temporarily to high clock rate.
> 
> For general clock hirarchies this may need more extensive adaptions to
> the common clock-framework, but at least for composite clocks having
> both parent and rate settings it is easy to create a short-term solution to
> make sure the clock-rate does not overflow the target.
> 
> Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
> Reviewed-by: Heiko Stuebner <heiko@sntech.de>
> ---

Applied to clk-next

-- 
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project

Back to linux.kernel | Previous | NextPrevious in thread | Find similar | Unroll thread


Thread

[PATCH v1] clk: Add clk_composite_set_rate_and_parent Finlye Xiao <finley.xiao@rock-chips.com> - 2016-04-11 04:00 +0200
  Re: [PATCH v1] clk: Add clk_composite_set_rate_and_parent Heiko Stuebner <heiko@sntech.de> - 2016-04-12 07:10 +0200
    Re: [PATCH v1] clk: Add clk_composite_set_rate_and_parent Stephen Boyd <sboyd@codeaurora.org> - 2016-04-14 02:50 +0200
      Re: [PATCH v1] clk: Add clk_composite_set_rate_and_parent Heiko Stübner <heiko@sntech.de> - 2016-04-14 07:00 +0200
  [PATCH v2] clk: Add clk_composite_set_rate_and_parent Finlye Xiao <finley.xiao@rock-chips.com> - 2016-04-12 10:50 +0200
    Re: [PATCH v2] clk: Add clk_composite_set_rate_and_parent Stephen Boyd <sboyd@codeaurora.org> - 2016-04-16 00:20 +0200

csiph-web