[PATCH 0/2] PCI: Skylake PCH ACS quirks

From	Alex Williamson <alex.williamson@redhat.com>
Newsgroups	linux.kernel
Subject	[PATCH 0/2] PCI: Skylake PCH ACS quirks
Date	2016-04-01 00:40 +0200
Message-ID	<riTpU-3gZ-7@gated-at.bofh.it> (permalink)
Organization	linux.* mail to news gateway

Show all headers | View raw

Intel Skylake systems attempted to implement ACS on the PCH root
ports, but it came out a wee bit off.  As noted in the second patch
and the datasheets from Intel, dwords were used for the ACS
capability and control words, so we see the capabilities correctly
but the control register is an extra 2 bytes offset.  With this
quirk we can fix the kernel, unfortunately lspci will still show
the wrong ACS control bits though.  Thanks,

Alex

---

Alex Williamson (2):
      PCI: Reverse standard ACS vs device specific ACS enabling
      PCI: Quirk PCH root port ACS for Sunrise Point


 drivers/pci/pci.c    |   10 ++----
 drivers/pci/quirks.c |   84 +++++++++++++++++++++++++++++++++++++++++++++++++-
 include/linux/pci.h  |    7 +++-
 3 files changed, 91 insertions(+), 10 deletions(-)

Back to linux.kernel | Previous | Next | Find similar | Unroll thread

Thread

[PATCH 0/2] PCI: Skylake PCH ACS quirks Alex Williamson <alex.williamson@redhat.com> - 2016-04-01 00:40 +0200

csiph-web