Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1364746

Re: [PATCH 3/6] pinctrl: baytrail: Update gpio chip operations

From kbuild test robot <lkp@intel.com>
Newsgroups linux.kernel
Subject Re: [PATCH 3/6] pinctrl: baytrail: Update gpio chip operations
Date 2016-03-25 16:40 +0100
Message-ID <rgC0a-3JW-19@gated-at.bofh.it> (permalink)
References <rgBnt-36A-31@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw

[Multipart message — attachments visible in raw view] - view raw

Hi Cristina,

[auto build test WARNING on pinctrl/for-next]
[also build test WARNING on v4.5 next-20160324]
[if your patch is applied to the wrong git tree, please drop us a note to help improving the system]

url:    https://github.com/0day-ci/linux/commits/Cristina-Ciocan/Add-pinctrl-support-for-Baytrail/20160325-225229
base:   https://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl.git for-next
config: x86_64-randconfig-x004-201612 (attached as .config)
reproduce:
        # save the attached .config to linux build tree
        make ARCH=x86_64 

All warnings (new ones prefixed by >>):

   drivers/pinctrl/intel/pinctrl-baytrail.c: In function 'byt_gpio_direction_input':
>> drivers/pinctrl/intel/pinctrl-baytrail.c:1407:6: warning: unused variable 'reg_val' [-Wunused-variable]
     u32 reg_val;
         ^
>> drivers/pinctrl/intel/pinctrl-baytrail.c:1405:16: warning: unused variable 'reg' [-Wunused-variable]
     void __iomem *reg = byt_gpio_reg(vg, offset, BYT_VAL_REG);
                   ^
   drivers/pinctrl/intel/pinctrl-baytrail.c: At top level:
   drivers/pinctrl/intel/pinctrl-baytrail.c:741:43: warning: 'byt_soc_data' defined but not used [-Wunused-variable]
    static const struct byt_pinctrl_soc_data *byt_soc_data[] = {
                                              ^

vim +/reg_val +1407 drivers/pinctrl/intel/pinctrl-baytrail.c

a5d811bb drivers/pinctrl/pinctrl-baytrail.c       Mathias Nyman   2013-06-18  1399  }
a5d811bb drivers/pinctrl/pinctrl-baytrail.c       Mathias Nyman   2013-06-18  1400  
c1df0d70 drivers/pinctrl/intel/pinctrl-baytrail.c Cristina Ciocan 2016-03-25  1401  static int byt_gpio_direction_input(struct gpio_chip *chip, unsigned int offset)
a5d811bb drivers/pinctrl/pinctrl-baytrail.c       Mathias Nyman   2013-06-18  1402  {
bf9a5c96 drivers/pinctrl/intel/pinctrl-baytrail.c Linus Walleij   2015-12-08  1403  	struct byt_gpio *vg = gpiochip_get_data(chip);
c1df0d70 drivers/pinctrl/intel/pinctrl-baytrail.c Cristina Ciocan 2016-03-25  1404  	void __iomem *conf_reg = byt_gpio_reg(vg, offset, BYT_CONF0_REG);
c1df0d70 drivers/pinctrl/intel/pinctrl-baytrail.c Cristina Ciocan 2016-03-25 @1405  	void __iomem *reg = byt_gpio_reg(vg, offset, BYT_VAL_REG);
a5d811bb drivers/pinctrl/pinctrl-baytrail.c       Mathias Nyman   2013-06-18  1406  	unsigned long flags;
a5d811bb drivers/pinctrl/pinctrl-baytrail.c       Mathias Nyman   2013-06-18 @1407  	u32 reg_val;
a5d811bb drivers/pinctrl/pinctrl-baytrail.c       Mathias Nyman   2013-06-18  1408  
78e1c896 drivers/pinctrl/intel/pinctrl-baytrail.c Mika Westerberg 2015-08-17  1409  	raw_spin_lock_irqsave(&vg->lock, flags);
a5d811bb drivers/pinctrl/pinctrl-baytrail.c       Mathias Nyman   2013-06-18  1410  

:::::: The code at line 1407 was first introduced by commit
:::::: a5d811bbf1c6df86cfe23948059ea614554b9f19 pinctrl: add Intel BayTrail GPIO/pinctrl support

:::::: TO: Mathias Nyman <mathias.nyman@linux.intel.com>
:::::: CC: Linus Walleij <linus.walleij@linaro.org>

---
0-DAY kernel test infrastructure                Open Source Technology Center
https://lists.01.org/pipermail/kbuild-all                   Intel Corporation

Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread

Thread

[PATCH 0/6] Add pinctrl support for Baytrail Cristina Ciocan <cristina.ciocan@intel.com> - 2016-03-25 15:50 +0100
  [PATCH 4/6] pinctrl: baytrail: Update irq chip operations Cristina Ciocan <cristina.ciocan@intel.com> - 2016-03-25 15:50 +0100
  [PATCH 6/6] pinctrl: baytrail: Add debounce configuration Cristina Ciocan <cristina.ciocan@intel.com> - 2016-03-25 15:50 +0100
  [PATCH 1/6] pinctrl: baytrail: Add pin control data structures Cristina Ciocan <cristina.ciocan@intel.com> - 2016-03-25 15:50 +0100
  [PATCH 2/6] pinctrl: baytrail: Add pin control operations Cristina Ciocan <cristina.ciocan@intel.com> - 2016-03-25 16:00 +0100
  [PATCH 3/6] pinctrl: baytrail: Update gpio chip operations Cristina Ciocan <cristina.ciocan@intel.com> - 2016-03-25 16:00 +0100
    Re: [PATCH 3/6] pinctrl: baytrail: Update gpio chip operations kbuild test robot <lkp@intel.com> - 2016-03-25 16:40 +0100

csiph-web