Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1360000

[PATCH 09/10] iommu/ipmmu-vmsa: Allow two bit SL0

Path csiph.com!news.mixmin.net!aioe.org!gothmog.csi.it!bofh.it!news.nic.it!robomod
From Magnus Damm <magnus.damm@gmail.com>
Newsgroups linux.kernel
Subject [PATCH 09/10] iommu/ipmmu-vmsa: Allow two bit SL0
Date Thu, 17 Mar 2016 17:30:02 +0100
Message-ID <rdIYa-1i1-17@gated-at.bofh.it> (permalink)
References <rdIY9-1i1-5@gated-at.bofh.it>
Dkim-Signature v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:date:message-id:in-reply-to:references:subject; bh=Dylv3uW04Wk/cMP+8oF4HE3bIlrkPZA1Phpo7GHBANU=; b=ZhrLaMGgjjnOWJXqrC3bZmzmfTNLFDCIcf4IFLo7+L0ASlBftCNM520c+LMU1vNNSx E8tv6etaLtWJJNY2JzuYT1ddEDEM1D4Uay3kilTlmCIXiJcxsuWSJQoivL8jZ0jmgH4a 1WNUP194BuOm2gdN/yxSzpwneBIqkWIzKE/TdHNIBUPhBh1t/buTBdyJgwGw2OO0ccpS JxjyYP2XlbfBJ2KYHuJmxJB8E+tpLW0I2W0p1X2V0O68exeTB+WlAMKdmz+RtAvpN696 AiqIyl9RWigbP+CHvHminumkX+e20RCJ7pnWq5JCDEm/gT6cfOGosunuw20HBPq5VFAm wOLQ==
X-Google-Dkim-Signature v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:date:message-id:in-reply-to :references:subject; bh=Dylv3uW04Wk/cMP+8oF4HE3bIlrkPZA1Phpo7GHBANU=; b=XYRqLP9jg392yWvFVT8aIJUrdKXWL8z9Eki/8esS3DH/S2RDEmxbZujSX4+XWRTRbG McCiHVW8tcuXMiQIbndOWG4pn2Mbb3y60MKqPzve9b8n3IEUlVgsbjyDOc4XV3l0KHfY iCzTMqxaR6ClI7xu9WKyU/TaIwtv8jE2EXntaKrr8Los7lIGSQTdAL8ZNEx1tZWYG9Ep UfvEw8y0++xzStvJ/rfPsm8Nlcp0hDnhr2PxutPPfh4jKSH6P4vhAqNi+v17KPZ2A8k2 dZWu3wHL+Fv6jcsoKM3emjKy90zbyR5BwnIJUGUC/YYhqS/HA+6y3scpydjc45sxC7OY fweg==
X-Gm-Message-State AD7BkJKsRVDipw9ZMQP5Ncnd1/RFtsbefsG9+3mNvglkrgsKFcdKjkB1Azr0z+aqJEKJHw==
X-Received by 10.66.63.104 with SMTP id f8mr16218567pas.109.1458232030031; Thu, 17 Mar 2016 09:27:10 -0700 (PDT)
Sender robomod@news.nic.it
List-ID <linux-kernel.vger.kernel.org>
X-Mailing-List linux-kernel@vger.kernel.org
Approved robomod@news.nic.it
Lines 65
Organization linux.* mail to news gateway
X-Original-Cc laurent.pinchart+renesas@ideasonboard.com, geert+renesas@glider.be, joro@8bytes.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, horms+renesas@verge.net.au, Magnus Damm <magnus.damm@gmail.com>
X-Original-Date Fri, 18 Mar 2016 01:30:32 +0900
X-Original-Message-ID <20160317163032.24104.7820.sendpatchset@little-apple>
X-Original-References <20160317162909.24104.31682.sendpatchset@little-apple>
X-Original-Sender linux-kernel-owner@vger.kernel.org
Xref csiph.com linux.kernel:1360000

Show key headers only | View raw


From: Magnus Damm <damm+renesas@opensource.se>

Introduce support for two bit SL0 bitfield in IMTTBCR
by using a separate feature flag.

Signed-off-by: Magnus Damm <damm+renesas@opensource.se>
---

 drivers/iommu/ipmmu-vmsa.c |   15 ++++++++++++++-
 1 file changed, 14 insertions(+), 1 deletion(-)

--- 0025/drivers/iommu/ipmmu-vmsa.c
+++ work/drivers/iommu/ipmmu-vmsa.c	2016-03-18 00:33:36.500513000 +0900
@@ -37,6 +37,7 @@ struct ipmmu_features {
 	bool use_ns_alias_offset;
 	bool has_cache_leaf_nodes;
 	bool setup_imbuscr;
+	bool twobit_imttbcr_sl0;
 };
 
 struct ipmmu_vmsa_device {
@@ -141,6 +142,10 @@ static struct ipmmu_vmsa_domain *to_vmsa
 #define IMTTBCR_TSZ0_MASK		(7 << 0)
 #define IMTTBCR_TSZ0_SHIFT		O
 
+#define IMTTBCR_SL0_TWOBIT_LVL_3	(0 << 6)
+#define IMTTBCR_SL0_TWOBIT_LVL_2	(1 << 6)
+#define IMTTBCR_SL0_TWOBIT_LVL_1	(2 << 6)
+
 #define IMBUSCR				0x000c
 #define IMBUSCR_DVM			(1 << 2)
 #define IMBUSCR_BUSSEL_SYS		(0 << 0)
@@ -356,6 +361,7 @@ static struct iommu_gather_ops ipmmu_gat
 static int ipmmu_domain_init_context(struct ipmmu_vmsa_domain *domain)
 {
 	u64 ttbr;
+	u32 tmp;
 	int ret;
 
 	/*
@@ -408,9 +414,15 @@ static int ipmmu_domain_init_context(str
 	 * We use long descriptors with inner-shareable WBWA tables and allocate
 	 * the whole 32-bit VA space to TTBR0.
 	 */
+
+	if (domain->root->features->twobit_imttbcr_sl0)
+		tmp = IMTTBCR_SL0_TWOBIT_LVL_1;
+	else
+		tmp = IMTTBCR_SL0_LVL_1;
+
 	ipmmu_ctx_write(domain, IMTTBCR, IMTTBCR_EAE |
 			IMTTBCR_SH0_INNER_SHAREABLE | IMTTBCR_ORGN0_WB_WA |
-			IMTTBCR_IRGN0_WB_WA | IMTTBCR_SL0_LVL_1);
+			IMTTBCR_IRGN0_WB_WA | tmp);
 
 	/* MAIR0 */
 	ipmmu_ctx_write(domain, IMMAIR0, domain->cfg.arm_lpae_s1_cfg.mair[0]);
@@ -994,6 +1006,7 @@ static const struct ipmmu_features ipmmu
 	.use_ns_alias_offset = true,
 	.has_cache_leaf_nodes = false,
 	.setup_imbuscr = true,
+	.twobit_imttbcr_sl0 = false,
 };
 
 static const struct of_device_id ipmmu_of_ids[] = {

Back to linux.kernel | Previous | NextPrevious in thread | Next in thread | Find similar | Unroll thread


Thread

[PATCH 00/10] iommu/ipmmu-vmsa: Initial r8a7795 support Magnus Damm <magnus.damm@gmail.com> - 2016-03-17 17:30 +0100
  [PATCH 09/10] iommu/ipmmu-vmsa: Allow two bit SL0 Magnus Damm <magnus.damm@gmail.com> - 2016-03-17 17:30 +0100
  [PATCH 06/10] iommu/ipmmu-vmsa: Add optional root device feature Magnus Damm <magnus.damm@gmail.com> - 2016-03-17 17:30 +0100
  [PATCH 05/10] iommu/ipmmu-vmsa: Introduce features, break out alias Magnus Damm <magnus.damm@gmail.com> - 2016-03-17 17:30 +0100
  [PATCH 10/10] iommu/ipmmu-vmsa: Hook up r8a7795 DT matching code Magnus Damm <magnus.damm@gmail.com> - 2016-03-17 17:30 +0100
  [PATCH 07/10] iommu/ipmmu-vmsa: Write IMCTR twice Magnus Damm <magnus.damm@gmail.com> - 2016-03-17 17:30 +0100
  [PATCH 01/10] iommu/ipmmu-vmsa: Make use of IOMMU_OF_DECLARE() Magnus Damm <magnus.damm@gmail.com> - 2016-03-17 17:30 +0100
  [PATCH 03/10] iommu/ipmmu-vmsa: Teach xlate() to skip disabled iommus Magnus Damm <magnus.damm@gmail.com> - 2016-03-17 17:30 +0100
    Re: [PATCH 03/10] iommu/ipmmu-vmsa: Teach xlate() to skip disabled iommus Geert Uytterhoeven <geert@linux-m68k.org> - 2016-03-18 10:50 +0100
  [PATCH 08/10] iommu/ipmmu-vmsa: Make IMBUSCTR setup optional Magnus Damm <magnus.damm@gmail.com> - 2016-03-17 17:30 +0100
  [PATCH 04/10] iommu/ipmmu-vmsa: IPMMU device is 64-bit bus master Magnus Damm <magnus.damm@gmail.com> - 2016-03-17 17:30 +0100
  [PATCH 02/10] iommu/ipmmu-vmsa: Enable multi context support Magnus Damm <magnus.damm@gmail.com> - 2016-03-17 17:30 +0100

csiph-web