Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1451326
| From | Guenter Roeck <linux@roeck-us.net> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v3 4/4] arm: dts: rockchip: add reset node for the exist saradc SoCs |
| Date | 2016-07-27 17:00 +0200 |
| Message-ID | <rZyts-Js-35@gated-at.bofh.it> (permalink) |
| References | <rZy0p-y1-1@gated-at.bofh.it> <rZy0u-y1-15@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On 07/27/2016 07:24 AM, Caesar Wang wrote: > SARADC controller needs to be reset before programming it, otherwise > it will not function properly. > > Signed-off-by: Caesar Wang <wxt@rock-chips.com> Reviewed-by: Guenter Roeck <linux@roeck-us.net> > --- > > Changes in v3: None > Changes in v2: None > > arch/arm/boot/dts/rk3066a.dtsi | 2 ++ > arch/arm/boot/dts/rk3288.dtsi | 2 ++ > arch/arm/boot/dts/rk3xxx.dtsi | 2 ++ > 3 files changed, 6 insertions(+) > > diff --git a/arch/arm/boot/dts/rk3066a.dtsi b/arch/arm/boot/dts/rk3066a.dtsi > index c0ba86c..0d0dae3 100644 > --- a/arch/arm/boot/dts/rk3066a.dtsi > +++ b/arch/arm/boot/dts/rk3066a.dtsi > @@ -197,6 +197,8 @@ > clock-names = "saradc", "apb_pclk"; > interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>; > #io-channel-cells = <1>; > + resets = <&cru SRST_SARADC>; > + reset-names = "saradc-apb"; > status = "disabled"; > }; > > diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi > index cd33f01..91c4b3c 100644 > --- a/arch/arm/boot/dts/rk3288.dtsi > +++ b/arch/arm/boot/dts/rk3288.dtsi > @@ -279,6 +279,8 @@ > #io-channel-cells = <1>; > clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>; > clock-names = "saradc", "apb_pclk"; > + resets = <&cru SRST_SARADC>; > + reset-names = "saradc-apb"; > status = "disabled"; > }; > > diff --git a/arch/arm/boot/dts/rk3xxx.dtsi b/arch/arm/boot/dts/rk3xxx.dtsi > index 99bbcc2..e2cd683 100644 > --- a/arch/arm/boot/dts/rk3xxx.dtsi > +++ b/arch/arm/boot/dts/rk3xxx.dtsi > @@ -399,6 +399,8 @@ > #io-channel-cells = <1>; > clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>; > clock-names = "saradc", "apb_pclk"; > + resets = <&cru SRST_SARADC>; > + reset-names = "saradc-apb"; > status = "disabled"; > }; > >
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH v3 1/4] iio: adc: rockchip_saradc: reset saradc controller before programming it Caesar Wang <wxt@rock-chips.com> - 2016-07-27 16:30 +0200
[PATCH v3 2/4] arm64: dts: rockchip: add the saradc for rk3399 Caesar Wang <wxt@rock-chips.com> - 2016-07-27 16:30 +0200
[PATCH v3 3/4] arm64: dts: rockchip: add reset saradc node for rk3368 SoCs Caesar Wang <wxt@rock-chips.com> - 2016-07-27 16:30 +0200
Re: [PATCH v3 3/4] arm64: dts: rockchip: add reset saradc node for rk3368 SoCs Guenter Roeck <linux@roeck-us.net> - 2016-07-27 17:00 +0200
[PATCH v3 4/4] arm: dts: rockchip: add reset node for the exist saradc SoCs Caesar Wang <wxt@rock-chips.com> - 2016-07-27 16:30 +0200
Re: [PATCH v3 4/4] arm: dts: rockchip: add reset node for the exist saradc SoCs Guenter Roeck <linux@roeck-us.net> - 2016-07-27 17:00 +0200
Re: [PATCH v3 1/4] iio: adc: rockchip_saradc: reset saradc controller before programming it Peter Meerwald-Stadler <pmeerw@pmeerw.net> - 2016-07-27 16:50 +0200
Re: [PATCH v3 1/4] iio: adc: rockchip_saradc: reset saradc controller before programming it Caesar Wang <wxt@rock-chips.com> - 2016-07-30 01:30 +0200
Re: [PATCH v3 1/4] iio: adc: rockchip_saradc: reset saradc controller before programming it Guenter Roeck <linux@roeck-us.net> - 2016-07-27 17:00 +0200
Re: [PATCH v3 1/4] iio: adc: rockchip_saradc: reset saradc controller before programming it Rob Herring <robh@kernel.org> - 2016-07-29 23:30 +0200
Re: [PATCH v3 1/4] iio: adc: rockchip_saradc: reset saradc controller before programming it Caesar Wang <sasukewxt@163.com> - 2016-07-30 01:20 +0200
Re: [PATCH v3 1/4] iio: adc: rockchip_saradc: reset saradc controller before programming it Caesar Wang <wxt@rock-chips.com> - 2016-07-30 01:20 +0200
csiph-web