Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1435498

Re: [PATCH] cacheinfo: Introduce cache id

From "Luck, Tony" <tony.luck@intel.com>
Newsgroups linux.kernel
Subject Re: [PATCH] cacheinfo: Introduce cache id
Date 2016-07-01 19:00 +0200
Message-ID <rQ9Xj-B0-7@gated-at.bofh.it> (permalink)
References <rPwCC-1DZ-7@gated-at.bofh.it> <rQ3RT-5r0-3@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw


On Fri, Jul 01, 2016 at 12:21:43PM +0200, Borislav Petkov wrote:
> On Wed, Jun 29, 2016 at 06:56:10PM -0700, Fenghua Yu wrote:
> > From: Fenghua Yu <fenghua.yu@intel.com>
> > 
> > Each cache node is described by cacheinfo and is a unique node across
> 
> What is a cache node?

Clearly not a good name for the concept we are trying to communicate here.
Better suggestions welcome!

Here's the situation.  We have lots of (mostly) independent caches on a system.
The L3 cache (also called LLC - Last Level Cache - in some documentation) is
usually shared by all cpus on a physical socket. The L1 and L2 caches are
typically local to a core, so only shared by the hyperthreads on a core.
But I say "usually" and "typically" because the architecture doesn't require
that. We could have multiple separate L3 caches on a socket with a subset of
cpus assigned to each of them. We could have an L2 cache that is shared by
two or more cores.

/sys/devices/system/cpu/cpu*/cache/index*/shared_cpu_{list,map} allow for
arbitrary sharing schemes and tell you which caches are shared among which
groups of Linux logical cpus.

What we don't have is a *name* for each cache.

CAT (Intel Cache Allocation Technology) allows us to partition caches
on a per task basis. E.g. process A can only use 20% of the L3 cache on
socket0, process B can use 40% (that doesn't overlap with the 20% assigned
to process A - or perhaps does overlap - the feature is quite versatile).
But since caches aren't necessarily mapped to sockets or cores, we need a
name for each cache.


> And since this patch adds the generic functionality and then enables it
> on x86, it should be split into two patches.

Mea culpa.  Fenghua had split this as you suggest, and I said "with just
23 lines added this can be one patch". Sorry Fenghua.

-Tony

Back to linux.kernel | Previous | NextPrevious in thread | Next in thread | Find similar | Unroll thread


Thread

[PATCH] cacheinfo: Introduce cache id "Fenghua Yu" <fenghua.yu@intel.com> - 2016-06-30 01:00 +0200
  [PATCH] cacheinfo: Introduce cache id "Fenghua Yu" <fenghua.yu@intel.com> - 2016-06-30 01:00 +0200
  Re: [PATCH] cacheinfo: Introduce cache id Borislav Petkov <bp@suse.de> - 2016-07-01 12:30 +0200
    Re: [PATCH] cacheinfo: Introduce cache id "Luck, Tony" <tony.luck@intel.com> - 2016-07-01 19:00 +0200
      Re: [PATCH] cacheinfo: Introduce cache id Borislav Petkov <bp@suse.de> - 2016-07-01 19:30 +0200
        RE: [PATCH] cacheinfo: Introduce cache id "Yu, Fenghua" <fenghua.yu@intel.com> - 2016-07-01 20:10 +0200
          Re: [PATCH] cacheinfo: Introduce cache id Borislav Petkov <bp@suse.de> - 2016-07-01 20:40 +0200
            Re: [PATCH] cacheinfo: Introduce cache id Borislav Petkov <bp@suse.de> - 2016-07-04 20:00 +0200
        Re: [PATCH] cacheinfo: Introduce cache id "Luck, Tony" <tony.luck@intel.com> - 2016-07-01 20:10 +0200
          RE: [PATCH] cacheinfo: Introduce cache id "Yu, Fenghua" <fenghua.yu@intel.com> - 2016-07-01 20:40 +0200
            Re: [PATCH] cacheinfo: Introduce cache id Borislav Petkov <bp@suse.de> - 2016-07-01 20:50 +0200
              RE: [PATCH] cacheinfo: Introduce cache id "Yu, Fenghua" <fenghua.yu@intel.com> - 2016-07-01 21:10 +0200
                Re: [PATCH] cacheinfo: Introduce cache id Borislav Petkov <bp@suse.de> - 2016-07-04 19:40 +0200
          Re: [PATCH] cacheinfo: Introduce cache id Borislav Petkov <bp@suse.de> - 2016-07-01 20:50 +0200

csiph-web