Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1416812
| From | Chen-Yu Tsai <wens@csie.org> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v2 01/15] dt-bindings: sunxi: Add CCU binding documentation |
| Date | 2016-06-08 03:40 +0200 |
| Message-ID | <rHADn-1U9-1@gated-at.bofh.it> (permalink) |
| References | <rHw6K-7py-7@gated-at.bofh.it> <rHw6L-7py-49@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Wed, Jun 8, 2016 at 4:41 AM, Maxime Ripard <maxime.ripard@free-electrons.com> wrote: > Introduce a new binding with its documentation for the brand new clock > sub-framework. > > Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> > --- > Documentation/devicetree/bindings/clock/sunxi-ccu.txt | 17 +++++++++++++++++ > 1 file changed, 17 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/sunxi-ccu.txt > > diff --git a/Documentation/devicetree/bindings/clock/sunxi-ccu.txt b/Documentation/devicetree/bindings/clock/sunxi-ccu.txt > new file mode 100644 > index 000000000000..2c66046a1342 > --- /dev/null > +++ b/Documentation/devicetree/bindings/clock/sunxi-ccu.txt > @@ -0,0 +1,17 @@ > +Allwinner Clock Control Unit Binding > +------------------------------------ > + > +Required properties : > +- compatible: must contain one of the following compatible: > + - "allwinner,sun8i-h3-ccu" > + > +- reg: Must contain the registers base address and length > +- clocks: phandle to the oscillators feeding the SPI controller. Two are SPI? copy paste error? > + needed: > + - "hosc": the high frequency oscillator (usually at 24MHz) > + - "losc": the low frequency oscillator (usually at 32kHz) > +- clock-names: Must contain the clock names described just above > +- #clock-cells : must contain 1 > +- #reset-cells : must contain 1 > + > +Example: No example? Maybe just remove this section then. ChenYu > -- > 2.8.3 >
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH v2 00/15] clk: sunxi: introduce "modern" clock support Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-06-07 22:50 +0200
[PATCH v2 02/15] clk: sunxi-ng: Add common infrastructure Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-06-07 22:50 +0200
Re: [PATCH v2 02/15] clk: sunxi-ng: Add common infrastructure Jean-Francois Moine <moinejf@free.fr> - 2016-06-09 09:40 +0200
[PATCH v2 14/15] clk: sunxi-ng: Add H3 clocks Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-06-07 22:50 +0200
Re: [PATCH v2 14/15] clk: sunxi-ng: Add H3 clocks Jean-Francois Moine <moinejf@free.fr> - 2016-06-09 09:50 +0200
[PATCH v2 13/15] clk: sunxi-ng: Add N-K-M-P factor clock Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-06-07 22:50 +0200
[PATCH v2 06/15] clk: sunxi-ng: Add mux clock support Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-06-07 22:50 +0200
[PATCH v2 01/15] dt-bindings: sunxi: Add CCU binding documentation Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-06-07 22:50 +0200
Re: [PATCH v2 01/15] dt-bindings: sunxi: Add CCU binding documentation Chen-Yu Tsai <wens@csie.org> - 2016-06-08 03:40 +0200
[PATCH v2 09/15] clk: sunxi-ng: Add M-P factor clock support Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-06-07 22:50 +0200
[PATCH v2 07/15] clk: sunxi-ng: Add phase clock support Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-06-07 22:50 +0200
[PATCH v2 12/15] clk: sunxi-ng: Add N-K-M Factor clock Maxime Ripard <maxime.ripard@free-electrons.com> - 2016-06-07 22:50 +0200
csiph-web