Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1343739

Re: [PATCH v9 2/6] clk: hisilicon: add CRG driver for hi3519 soc

From xuejiancheng <xuejiancheng@huawei.com>
Newsgroups linux.kernel
Subject Re: [PATCH v9 2/6] clk: hisilicon: add CRG driver for hi3519 soc
Date 2016-02-26 03:40 +0100
Message-ID <r6gtX-4Py-7@gated-at.bofh.it> (permalink)
References <r4TJ9-2LT-25@gated-at.bofh.it> <r4TJa-2LT-41@gated-at.bofh.it> <r6dPs-2Ti-23@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw


Hi Stephen,

On 2016/2/26 7:42, Stephen Boyd wrote:
>> diff --git a/drivers/clk/hisilicon/reset.c b/drivers/clk/hisilicon/reset.c
>> new file mode 100644
>> index 0000000..50e00e7
>> --- /dev/null
>> +++ b/drivers/clk/hisilicon/reset.c
>> +
>> +int hisi_reset_init(struct device_node *np)
>> +{
>> +	struct hisi_reset_controller *rstc;
>> +
>> +	rstc = kzalloc(sizeof(*rstc), GFP_KERNEL);
>> +	if (!rstc)
>> +		return -ENOMEM;
>> +
>> +	rstc->membase = of_iomap(np, 0);
> 
> Any reason why we can't pass the platform device here and map the
> register space with platform device APIs?
> 
This function can be called by other clock drivers except clk-hi3519. Some
clock drivers may not be registered as platform drivers. Moreover this function
may be called early even before platform_bus_init.

Thank you!

Regards,
Jiancheng.

Back to linux.kernel | Previous | NextPrevious in thread | Find similar | Unroll thread


Thread

Re: [PATCH v9 2/6] clk: hisilicon: add CRG driver for hi3519 soc Stephen Boyd <sboyd@codeaurora.org> - 2016-02-26 00:50 +0100
  Re: [PATCH v9 2/6] clk: hisilicon: add CRG driver for hi3519 soc xuejiancheng <xuejiancheng@huawei.com> - 2016-02-26 03:00 +0100
  Re: [PATCH v9 2/6] clk: hisilicon: add CRG driver for hi3519 soc xuejiancheng <xuejiancheng@huawei.com> - 2016-02-26 03:40 +0100

csiph-web