Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1340324
| From | Alexandre Courbot <acourbot@nvidia.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH 2/2] drm/tegra: Set the DMA mask |
| Date | 2016-02-23 07:30 +0100 |
| Message-ID | <r5eDU-1jC-3@gated-at.bofh.it> (permalink) |
| References | <r5eDU-1jC-5@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
The default DMA mask covers a 32 bits address range, but tegradrm can address more than that. Set the DMA mask to the actual addressable range to avoid the use of unneeded bounce buffers. Signed-off-by: Alexandre Courbot <acourbot@nvidia.com> --- Thierry, I am not absolutely sure whether the size is correct and applies to all Tegra generations - please let me know if this needs to be reworked. drivers/gpu/drm/tegra/drm.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/gpu/drm/tegra/drm.c b/drivers/gpu/drm/tegra/drm.c index bc0555adecaf..503fc9e73521 100644 --- a/drivers/gpu/drm/tegra/drm.c +++ b/drivers/gpu/drm/tegra/drm.c @@ -992,6 +992,7 @@ static int host1x_drm_probe(struct host1x_device *dev) dev_set_drvdata(&dev->dev, drm); of_dma_configure(drm->dev, NULL); + dma_set_mask(drm->dev, DMA_BIT_MASK(34)); err = drm_dev_register(drm, 0); if (err < 0) -- 2.7.1
Back to linux.kernel | Previous | Next — Next in thread | Find similar | Unroll thread
[PATCH 2/2] drm/tegra: Set the DMA mask Alexandre Courbot <acourbot@nvidia.com> - 2016-02-23 07:30 +0100
Re: [PATCH 2/2] drm/tegra: Set the DMA mask Thierry Reding <thierry.reding@gmail.com> - 2016-02-23 17:10 +0100
Re: [PATCH 2/2] drm/tegra: Set the DMA mask Terje Bergstrom <tbergstrom@nvidia.com> - 2016-02-23 17:20 +0100
Re: [PATCH 2/2] drm/tegra: Set the DMA mask Thierry Reding <thierry.reding@gmail.com> - 2016-02-23 17:30 +0100
Re: [PATCH 2/2] drm/tegra: Set the DMA mask Alexandre Courbot <acourbot@nvidia.com> - 2016-02-24 09:40 +0100
csiph-web